Home
last modified time | relevance | path

Searched refs:cppc_epp_min_range (Results 1 – 12 of 12) sorted by relevance

/aosp_15_r20/external/coreboot/src/soc/amd/glinda/
H A Dfsp_m_params.c132 mcfg->cppc_epp_min_range = config->cppc_epp_min_range; in platform_fsp_memory_init_params_cb()
H A Dchip.h85 uint8_t cppc_epp_min_range; member
/aosp_15_r20/external/coreboot/src/soc/amd/phoenix/
H A Dfsp_m_params.c132 mcfg->cppc_epp_min_range = config->cppc_epp_min_range; in platform_fsp_memory_init_params_cb()
H A Dchip.h89 uint8_t cppc_epp_min_range; member
/aosp_15_r20/external/coreboot/src/soc/amd/mendocino/
H A Dfsp_m_params.c131 mcfg->cppc_epp_min_range = config->cppc_epp_min_range; in platform_fsp_memory_init_params_cb()
H A Dchip.h150 uint8_t cppc_epp_min_range; member
/aosp_15_r20/external/coreboot/src/soc/amd/cezanne/
H A Dfsp_m_params.c129 mcfg->cppc_epp_min_range = config->cppc_epp_min_range; in platform_fsp_memory_init_params_cb()
H A Dchip.h75 uint8_t cppc_epp_min_range; member
/aosp_15_r20/external/coreboot/src/vendorcode/amd/fsp/glinda/
H A DFspmUpd.h68 /** Offset 0x0404**/ uint8_t cppc_epp_min_range; member
/aosp_15_r20/external/coreboot/src/vendorcode/amd/fsp/phoenix/
H A DFspmUpd.h68 /** Offset 0x0404**/ uint8_t cppc_epp_min_range; member
/aosp_15_r20/external/coreboot/src/vendorcode/amd/fsp/cezanne/
H A DFspmUpd.h66 /** Offset 0x0404**/ uint8_t cppc_epp_min_range; member
/aosp_15_r20/external/coreboot/src/vendorcode/amd/fsp/mendocino/
H A DFspmUpd.h66 /** Offset 0x0404**/ uint8_t cppc_epp_min_range; member