Home
last modified time | relevance | path

Searched refs:clock_configure_source (Results 1 – 16 of 16) sorted by relevance

/aosp_15_r20/external/coreboot/src/mainboard/google/nyan_big/
H A Dbootblock.c23 clock_configure_source(mselect, PLLP, 102000); in set_clock_sources()
30 clock_configure_source(sbc4, PLLP, 33333); in set_clock_sources()
H A Dmainboard.c32 clock_configure_source(sdmmc3, PLLP, 48000); in set_clock_sources()
33 clock_configure_source(sdmmc4, PLLP, 48000); in set_clock_sources()
H A Dearly_configs.c70 clock_configure_source(sbc1, CLK_M, 3000); in configure_ec_spi_bus()
/aosp_15_r20/external/coreboot/src/mainboard/google/nyan/
H A Dbootblock.c23 clock_configure_source(mselect, PLLP, 102000); in set_clock_sources()
30 clock_configure_source(sbc4, PLLP, 33333); in set_clock_sources()
H A Dmainboard.c32 clock_configure_source(sdmmc3, PLLP, 48000); in set_clock_sources()
33 clock_configure_source(sdmmc4, PLLP, 48000); in set_clock_sources()
H A Dearly_configs.c70 clock_configure_source(sbc1, CLK_M, 3000); in configure_ec_spi_bus()
/aosp_15_r20/external/coreboot/src/mainboard/google/nyan_blaze/
H A Dbootblock.c23 clock_configure_source(mselect, PLLP, 102000); in set_clock_sources()
30 clock_configure_source(sbc4, PLLP, 33333); in set_clock_sources()
H A Dmainboard.c32 clock_configure_source(sdmmc3, PLLP, 48000); in set_clock_sources()
33 clock_configure_source(sdmmc4, PLLP, 48000); in set_clock_sources()
H A Dearly_configs.c70 clock_configure_source(sbc1, CLK_M, 3000); in configure_ec_spi_bus()
/aosp_15_r20/external/coreboot/src/mainboard/google/smaug/
H A Dmainboard.c63 clock_configure_source(extperiph1, PLLP, 12000); in setup_audio()
109 clock_configure_source(uart_fst_mipi_cal, PLLP_OUT3, 68000); in configure_display_clocks()
/aosp_15_r20/external/coreboot/src/soc/nvidia/tegra210/
H A Di2c6.c76 clock_configure_source(host1x, PLLP, 204000); in soc_configure_host1x()
H A Dbootblock.c158 clock_configure_source(mselect, PLLP, 102000); in tegra210_main()
H A Ddsi.c991 clock_configure_source(disp1, PLLD_OUT0, (plld_rate/KHz)); in dsi_display_startup()
H A Ddp.c1610 clock_configure_source(disp1, PLLD, (plld_rate/KHz)/2); in dp_display_startup()
/aosp_15_r20/external/coreboot/src/soc/nvidia/tegra124/include/soc/
H A Dclock.h229 #define clock_configure_source(device, src, freq) \ macro
/aosp_15_r20/external/coreboot/src/soc/nvidia/tegra210/include/soc/
H A Dclock.h318 #define clock_configure_source(device, src, freq) \ macro