| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/ |
| H A D | PPCBack2BackFusion.def | 385 VSLD,
926 VSLD,
|
| H A D | PPCInstrAltivec.td | 1235 def VSLD : VXForm_1<1476, (outs vrrc:$vD), (ins vrrc:$vA, vrrc:$vB),
1243 (v2i64 (VSLD $vA, $vB))>;
1245 (v2i64 (VSLD $vA, $vB))>;
|
| H A D | P10InstrResources.td | 1089 VSLD,
|
| /aosp_15_r20/prebuilts/go/linux-x86/src/math/big/ |
| D | arith_ppc64x.s | 453 VSLD V1, V2, V5 // x[i]<<ŝ, x[i+1]<<ŝ
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrAltivec.td | 1177 def VSLD : VXForm_1<1476, (outs vrrc:$vD), (ins vrrc:$vA, vrrc:$vB),
1185 (v2i64 (VSLD $vA, $vB))>;
1187 (v2i64 (VSLD $vA, $vB))>;
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/VE/ |
| H A D | VEInstrVec.td | 622 // e.g. VSLD and VSRD.
1055 // Section 8.12.2 - VSLD (Vector Shift Left Double)
1056 defm VSLD : RVSDm<"vsld", 0xe4, V64, VM>;
|
| /aosp_15_r20/prebuilts/go/linux-x86/src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/ |
| D | tables.go | 547 VSLD const
1967 VSLD: "vsld",
4034 …{VSLD, 0xfc0007ff00000000, 0x100005c400000000, 0x0, // Vector Shift Left Doubleword VX-form (vsld …
|
| /aosp_15_r20/prebuilts/go/linux-x86/src/cmd/asm/internal/asm/testdata/ |
| D | ppc64.s | 878 VSLD V1, V2, V3 // 106115c4
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/ |
| H A D | PPCGenMCCodeEmitter.inc | 1972 UINT64_C(268436932), // VSLD
5578 case PPC::VSLD:
8382 CEFBS_None, // VSLD = 1959
|
| H A D | PPCGenFastISel.inc | 2570 return fastEmitInst_rr(PPC::VSLD, &PPC::VRRCRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
3112 return fastEmitInst_rr(PPC::VSLD, &PPC::VRRCRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
|
| H A D | PPCGenAsmWriter.inc | 3627 20157U, // VSLD
5918 38U, // VSLD
|
| H A D | PPCGenDisassemblerTables.inc | 346 /* 1317 */ MCD::OPC_Decode, 167, 15, 3, // Opcode: VSLD
|
| H A D | PPCGenInstrInfo.inc | 1974 VSLD = 1959,
4943 …1959, 3, 1, 4, 97, 0, 0x0ULL, nullptr, nullptr, OperandInfo74, -1 ,nullptr }, // Inst #1959 = VSLD
|
| /aosp_15_r20/external/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrAltivec.td | 1063 def VSLD : VXForm_1<1476, (outs vrrc:$vD), (ins vrrc:$vA, vrrc:$vB),
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrVector.td | 786 def VSLD : TernaryVRId<"vsld", 0xE786, int_s390_vsld, v128b, v128b, 0>;
|
| H A D | SystemZScheduleZ15.td | 1354 def : InstRW<[WLat2, VecXsPm, NormalGr], (instregex "VSLD$")>;
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/configs/common/lib/Target/PowerPC/ |
| H A D | PPCGenFastISel.inc | 3556 return fastEmitInst_rr(PPC::VSLD, &PPC::VRRCRegClass, Op0, Op1);
4660 return fastEmitInst_rr(PPC::VSLD, &PPC::VRRCRegClass, Op0, Op1);
|
| H A D | PPCGenMCCodeEmitter.inc | 2214 UINT64_C(268436932), // VSLD
6710 case PPC::VSLD:
|
| H A D | PPCGenInstrInfo.inc | 2216 VSLD = 2201,
4036 { 2201, 3, 1, 4, 410, 0, 0, 0, 0x0ULL, nullptr, OperandInfo95 }, // Inst #2201 = VSLD
6734 /* 5029 */ "VSLD\0"
13985 /* VSLD */
19179 /* VSLD */
22365 CEFBS_None, // VSLD = 2201
|
| H A D | PPCGenAsmWriter.inc | 4054 1073778366U, // VSLD
6690 70U, // VSLD
9326 0U, // VSLD
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrVector.td | 813 def VSLD : TernaryVRId<"vsld", 0xE786, int_s390_vsld, v128b, v128b, 0>;
|
| H A D | SystemZScheduleZ15.td | 1354 def : InstRW<[WLat2, VecXsPm, NormalGr], (instregex "VSLD$")>;
|
| H A D | SystemZScheduleZ16.td | 1360 def : InstRW<[WLat2, VecXsPm, NormalGr], (instregex "VSLD$")>;
|
| /aosp_15_r20/external/capstone/arch/PowerPC/ |
| H A D | PPCGenAsmWriter.inc | 1329 19243U, // VSLD
2851 0U, // VSLD
|
| H A D | PPCGenDisassemblerTables.inc | 209 /* 720 */ MCD_OPC_Decode, 157, 10, 3, // Opcode: VSLD
|