1 /*
2 * Copyright (c) 2021-2023, Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included
12 * in all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 */
22 //!
23 //! \file     encode_av1_aqm.h
24 //! \brief    Defines the common interface for av1 aqm
25 //!
26 #ifndef __ENCODE_AV1_AQM_H__
27 #define __ENCODE_AV1_AQM_H__
28 #include <array>
29 
30 #include "encode_aqm_feature.h"
31 #include "mhw_vdbox_vdenc_itf.h"
32 #include "mhw_vdbox_avp_itf.h"
33 #include "codec_def_encode_av1.h"
34 
35 namespace encode
36 {
37 class Av1EncodeAqm : public EncodeAqmFeature, public mhw::vdbox::avp::Itf::ParSetting, public mhw::vdbox::vdenc::Itf::ParSetting
38 {
39 public:
40     Av1EncodeAqm(MediaFeatureManager *featureManager,
41         EncodeAllocator *             allocator,
42         CodechalHwInterfaceNext *         hwInterface,
43         void *                        constSettings);
44 
~Av1EncodeAqm()45     virtual ~Av1EncodeAqm(){};
46 
47     virtual MOS_STATUS Update(void *params) override;
48 
49     MHW_SETPAR_DECL_HDR(AQM_PIC_STATE);
50 
51     MHW_SETPAR_DECL_HDR(AVP_PIC_STATE);
52 
53     MHW_SETPAR_DECL_HDR(AQM_TILE_CODING);
54 
55     MHW_SETPAR_DECL_HDR(AQM_SLICE_STATE);
56 
57     MHW_SETPAR_DECL_HDR(VD_PIPELINE_FLUSH);
58 
59     MHW_SETPAR_DECL_HDR(AQM_PIPE_BUF_ADDR_STATE);
60 
61     MHW_SETPAR_DECL_HDR(AQM_SURFACE_STATE);
62 MEDIA_CLASS_DEFINE_END(encode__Av1EncodeAqm)
63 };
64 
65 }  // namespace encode
66 
67 #endif  // !__ENCODE_AV1_AQM_H__
68