Home
last modified time | relevance | path

Searched +full:stm32f4 +full:- +full:bxcan (Results 1 – 5 of 5) sorted by relevance

/linux-6.14.4/Documentation/devicetree/bindings/net/can/
Dst,stm32-bxcan.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/can/st,stm32-bxcan.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: STMicroelectronics bxCAN controller
9 description: STMicroelectronics BxCAN controller for CAN bus
12 - Dario Binacchi <[email protected]>
15 - $ref: can-controller.yaml#
20 - st,stm32f4-bxcan
22 st,can-primary:
[all …]
/linux-6.14.4/arch/arm/boot/dts/st/
Dstm32f769.dtsi1 // SPDX-License-Identifier: GPL-2.0
11 compatible = "st,stm32f4-bxcan";
14 interrupt-names = "tx", "rx0", "rx1", "sce";
22 compatible = "st,stm32f4-gcan", "syscon";
28 compatible = "st,stm32-dsi";
31 clock-names = "pclk", "ref";
33 reset-names = "apb";
Dstm32f429.dtsi2 * Copyright 2015 - Maxime Coquelin <[email protected]>
4 * This file is dual-licensed: you can use it either under the terms
22 * MA 02110-1301 USA
48 #include "../armv7-m.dtsi"
49 #include <dt-bindings/clock/stm32fx-clock.h>
50 #include <dt-bindings/mfd/stm32f4-rcc.h>
53 #address-cells = <1>;
54 #size-cells = <1>;
57 clk_hse: clk-hse {
58 #clock-cells = <0>;
[all …]
Dstm32f746.dtsi2 * Copyright 2015 - Maxime Coquelin <[email protected]>
4 * This file is dual-licensed: you can use it either under the terms
43 #include "../armv7-m.dtsi"
44 #include <dt-bindings/clock/stm32fx-clock.h>
45 #include <dt-bindings/mfd/stm32f7-rcc.h>
48 #address-cells = <1>;
49 #size-cells = <1>;
52 clk_hse: clk-hse {
53 #clock-cells = <0>;
54 compatible = "fixed-clock";
[all …]
/linux-6.14.4/drivers/net/can/
Dbxcan.c1 // SPDX-License-Identifier: GPL-2.0
3 // bxcan.c - STM32 Basic Extended CAN controller driver
16 #include <linux/can/rx-offload.h>
152 u32 mcr; /* 0x00 - primary control */
153 u32 msr; /* 0x04 - primary status */
154 u32 tsr; /* 0x08 - transmit status */
155 u32 rf0r; /* 0x0c - FIFO 0 */
156 u32 rf1r; /* 0x10 - FIFO 1 */
157 u32 ier; /* 0x14 - interrupt enable */
158 u32 esr; /* 0x18 - error status */
[all …]