Home
last modified time | relevance | path

Searched +full:sram +full:- +full:others (Results 1 – 25 of 43) sorted by relevance

12

/linux-6.14.4/arch/powerpc/platforms/52xx/
Dmpc52xx_pm.c1 // SPDX-License-Identifier: GPL-2.0
12 extern void mpc52xx_deep_sleep(void __iomem *sram, void __iomem *sdram_regs,
24 static void __iomem *sram; variable
44 out_8(&gpiow->wkup_gpioe, in_8(&gpiow->wkup_gpioe) | (1 << pin)); in mpc52xx_set_wakeup_gpio()
46 out_8(&gpiow->wkup_ddr, in_8(&gpiow->wkup_ddr) & ~(1 << pin)); in mpc52xx_set_wakeup_gpio()
48 out_8(&gpiow->wkup_inten, in_8(&gpiow->wkup_inten) | (1 << pin)); in mpc52xx_set_wakeup_gpio()
50 tmp = in_be16(&gpiow->wkup_itype); in mpc52xx_set_wakeup_gpio()
53 out_be16(&gpiow->wkup_itype, tmp); in mpc52xx_set_wakeup_gpio()
55 out_8(&gpiow->wkup_maste, 1); in mpc52xx_set_wakeup_gpio()
64 { .compatible = "fsl,mpc5200-immr", }, in mpc52xx_pm_prepare()
[all …]
/linux-6.14.4/drivers/memory/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
11 for DRAM (SDR, DDR), ROM, SRAM and others. The drivers features
42 Used to configure the EBI (external bus interface) when the device-
68 bool "Baikal-T1 CM2 L2-RAM Cache Control Block"
72 Baikal-T1 CPU is based on the MIPS P5600 Warrior IP-core. The CPU
73 resides Coherency Manager v2 with embedded 1MB L2-cache. It's
75 tags and way-select latencies of RAM access. This driver provides a
76 dt properties-based and sysfs interface for it.
85 is intended to provide a glue-less interface to a variety of
99 functions of the driver includes re-configuring AC timing
[all …]
/linux-6.14.4/arch/arm/mach-rockchip/
Dsleep.S1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Author: Tony Xie <tony.xie@rock-chips.com>
14 * ddr to sram for system resumeing.
24 /* olny cpu0 can continue to run, the others is halt here */
64 .word . - rockchip_slp_cpu_resume
/linux-6.14.4/Documentation/devicetree/bindings/regulator/
Dmediatek,mt6357-regulator.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/regulator/mediatek,mt6357-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen Zhong <[email protected]>
11 - Fabien Parent <[email protected]>
12 - Alexandre Mergnat <[email protected]>
17 - buck-<name>
18 - ldo-<name>.
22 "^buck-v(core|modem|pa|proc|s1)$":
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/fpga/
Dlattice,sysconfig.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vladimir Georgiev <[email protected]>
13 Lattice sysCONFIG port, which is used for FPGA configuration, among others,
18 format into FPGA's SRAM configuration memory.
23 - lattice,sysconfig-ecp5
28 program-gpios:
34 init-gpios:
40 done-gpios:
[all …]
/linux-6.14.4/drivers/net/wireless/intel/iwlegacy/
Dprph.h8 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
33 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
105 * in special SRAM that does not power down when the embedded control
106 * processor is sleeping (e.g. for periodic power-saving shutdowns of radio).
109 * internally loads the short bootstrap program from the special SRAM into the
110 * embedded processor's instruction SRAM, and starts the processor so it runs
119 * The uCode used for open-source drivers includes two programs:
121 * 1) Initialization -- performs hardware calibration and sets up some
128 * 2) Runtime/Protocol -- performs all normal runtime operations. This
[all …]
/linux-6.14.4/arch/arm/mach-omap2/
Dclkt2xxx_virt_prcm_set.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2005-2008, 2012 Texas Instruments, Inc.
6 * Copyright (C) 2004-2010 Nokia Corporation
9 * Richard Woodruff <r-[email protected]>
38 #include "cm-regbits-24xx.h"
40 #include "sram.h"
48 * sys_ck_rate: the rate of the external high-frequency clock
49 * oscillator on the board. Set by the SoC-specific clock init code.
55 * omap2_table_mpu_recalc - just return the MPU speed
63 return curr_prcm_set->mpu_speed; in omap2_table_mpu_recalc()
[all …]
Dsdrc2xxx.c1 // SPDX-License-Identifier: GPL-2.0-only
10 * Richard Woodruff <r-[email protected]>
28 #include "sram.h"
120 /* 2422 es2.05 and beyond has a single SIP DDR instead of 2 like others. in omap2xxx_sdrc_init_params()
151 /* No disruptions, DDR will be offline & C-ABI not followed */ in omap2xxx_sdrc_init_params()
Dpdata-quirks.c1 // SPDX-License-Identifier: GPL-2.0-only
20 #include <linux/platform_data/pinctrl-single.h>
21 #include <linux/platform_data/hsmmc-omap.h>
22 #include <linux/platform_data/iommu-omap.h>
23 #include <linux/platform_data/ti-sysc.h>
25 #include <linux/platform_data/asoc-ti-mcbsp.h>
26 #include <linux/platform_data/ti-prm.h>
30 #include "common-board-devices.h"
33 #include "omap-secure.h"
58 * Note that if the pins are used for MMC1, pbias-regulator
[all …]
/linux-6.14.4/drivers/remoteproc/
Dti_k3_r5_remoteproc.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2017-2022 Texas Instruments Incorporated - https://www.ti.com/
6 * Suman Anna <s-[email protected]>
9 #include <linux/dma-mapping.h>
19 #include <linux/omap-mailbox.h>
33 /* R5 TI-SCI Processor Configuration Flags */
47 /* R5 TI-SCI Processor Control Flags */
50 /* R5 TI-SCI Processor Status Flags */
59 * struct k3_r5_mem - internal memory structure
77 * Single-CPU mode : AM64x SoCs only
[all …]
/linux-6.14.4/drivers/mtd/nand/raw/
Dvf610_nfc.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2009-2015 Freescale Semiconductor, Inc. and others
15 * - Untested on MPC5125 and M54418.
16 * - DMA and pipelining not used.
17 * - 2K pages or less.
18 * - HW ECC: Only 2K page with 64+ OOB.
19 * - HW ECC: Only 24 and 32-bit error correction implemented.
67 #define COMMAND_NADDR_BYTES(x) GENMASK(13, 13 - (x) + 1)
136 * ECC status - seems to consume 8 bytes (double word). The documented
141 #define ECC_SRAM_ADDR (PAGE_2K + OOB_MAX - 8)
[all …]
/linux-6.14.4/drivers/atm/
Didt77252.h44 (((vpi) << card->vcibits) | ((vci) & card->vcimask))
107 #define SAR_FB_SIZE_0 (2048 - 256)
108 #define SAR_FB_SIZE_1 (4096 - 256)
109 #define SAR_FB_SIZE_2 (8192 - 256)
110 #define SAR_FB_SIZE_3 (16384 - 256)
158 #define SCQ_MASK (SCQ_SIZE - 1)
228 /* RCTE - Receive Connection Table Entry */
242 /* RSQ - Receive Status Queue */
280 /* TSQ - Transmit Status Queue */
335 #define FBQ_MASK (FBQ_SIZE - 1)
[all …]
/linux-6.14.4/drivers/soc/qcom/
Docmem.c1 // SPDX-License-Identifier: GPL-2.0-only
104 writel(data, ocmem->mmio + reg); in ocmem_write()
109 return readl(ocmem->mmio + reg); in ocmem_read()
118 for (i = 0; i < ocmem->config->num_regions; i++) { in update_ocmem()
119 struct ocmem_region *region = &ocmem->regions[i]; in update_ocmem()
121 if (region->mode == THIN_MODE) in update_ocmem()
125 dev_dbg(ocmem->dev, "ocmem_region_mode_control %x\n", in update_ocmem()
130 for (i = 0; i < ocmem->config->num_regions; i++) { in update_ocmem()
131 struct ocmem_region *region = &ocmem->regions[i]; in update_ocmem()
134 data = OCMEM_PSGSC_CTL_MACRO0_MODE(region->macro_state[0]) | in update_ocmem()
[all …]
/linux-6.14.4/drivers/misc/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
27 See Documentation/misc-devices/ad525x_dpot.rst for the
40 module will be called ad525x_dpot-i2c.
51 module will be called ad525x_dpot-spi.
65 This option enables device driver support for in-band access to the
78 website <https://www-03.ibm.com/systems/info/x86servers/serverproven/compat/us/>
112 UFS. Provides interface for in-kernel security controllers to access
185 hardware based memory protection from the others. Enabling
199 called smpro-errmon.
209 called smpro-misc.
[all …]
/linux-6.14.4/drivers/net/fddi/
Ddefza.h1 /* SPDX-License-Identifier: GPL-2.0+ */
2 /* FDDI network adapter driver for DEC FDDIcontroller 700/700-C devices.
33 /* Reset register constants. Bits 1:0 are r/w, others are fixed at 0. */
36 #define FZA_RESET_CLR 0x0000 /* run self-test and return to work */
43 #define FZA_EVENT_NXM_ERR 0x0080 /* non-existent memory access error;
45 * unsupported partial-word accesses
93 #define FZA_HALT_HOST 0x01 /* host-directed HALT */
95 #define FZA_HALT_NXM 0x03 /* adapter non-existent memory ref. */
102 #define FZA_TEST_FATAL 0x00 /* self-test catastrophic failure */
104 #define FZA_TEST_SRAM_BWADDR 0x02 /* SRAM byte/word address */
[all …]
/linux-6.14.4/drivers/edac/
DKconfig16 EDAC is a subsystem along with hardware-specific drivers designed to
17 report hardware errors. These are low-level errors that are reported
22 The mailing list for the EDAC project is linux-[email protected].
40 levels are 0-4 (from low to high) and by default it is set to 2.
44 tristate "Decode MCEs in human-readable form (only on AMD for now)"
49 occurring on your machine in human-readable form.
60 Not all machines support hardware-driven error report. Some of those
61 provide a BIOS-driven error report mechanism via ACPI, using the
65 When this option is enabled, it will disable the hardware-driven
69 It should be noticed that keeping both GHES and a hardware-driven
[all …]
/linux-6.14.4/drivers/net/ethernet/amd/
Dpcnet32.c3 * Copyright 1996-1999 Thomas Bogendoerfer
85 static int tx_start = 1; /* Mapping -- 0:20, 1:64, 2:128, 3:~220 (depends on chip vers) */
113 PCNET32_PORT_ASEL, /* 0 Auto-select */
117 PCNET32_PORT_10BT | PCNET32_PORT_FD, /* 4 10baseT-FD */
123 PCNET32_PORT_MII | PCNET32_PORT_FD, /* 10 MII 10baseT-FD */
127 /* 14 MII 100BaseTx-FD */
175 #define PKT_BUF_SIZE (PKT_BUF_SKB - NET_IP_ALIGN)
177 #define NEG_BUF_SIZE (NET_IP_ALIGN - PKT_BUF_SKB)
228 /* The PCNET32 32-Bit initialization block, described in databook. */
257 /* The Tx and Rx ring entries must be aligned on 16-byte boundaries in 32bit mode. */
[all …]
/linux-6.14.4/Documentation/arch/sh/
Dnew-machine.rst1 .. SPDX-License-Identifier: GPL-2.0
7 Paul Mundt <lethal@linux-sh.org>
18 of the board-specific code (with the exception of stboards) ended up
19 in arch/sh/kernel/ directly, with board-specific headers ending up in
20 include/asm-sh/. For the new kernel, things are broken out by board type,
24 Board-specific code::
27 |-- arch
28 | `-- sh
29 | `-- boards
30 | |-- adx
[all …]
/linux-6.14.4/drivers/media/pci/intel/ipu6/
Dipu6-fw-isys.h1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /* Copyright (C) 2013--2024 Intel Corporation */
30 /* Single device queue for high priority commands (bypass in-order queue) */
221 * MIPI SRAM with the long packet header or
286 * struct ipu6_fw_isys_output_pin_payload_abi - ISYS output pin buffer
287 * @out_buf_id: Points to output pin buffer - buffer identifier
288 * @addr: Points to output pin buffer - CSS Virtual Address
298 * struct ipu6_fw_isys_output_pin_info_abi - ISYS output pin info
310 * @pt: pin type -real format "enum ipu6_fw_isys_pin_type"
311 * @ft: frame format type -real format "enum ipu6_fw_isys_frame_format_type"
[all …]
/linux-6.14.4/drivers/accel/habanalabs/common/
Dhabanalabs.h1 /* SPDX-License-Identifier: GPL-2.0
3 * Copyright 2016-2023 HabanaLabs, Ltd.
19 #include <linux/dma-direction.h>
28 #include <linux/io-64-nonatomic-lo-hi.h>
30 #include <linux/dma-buf.h>
45 * bits[63:59] - Encode mmap type
46 * bits[45:0] - mmap offset value
51 #define HL_MMAP_TYPE_SHIFT (59 - PAGE_SHIFT)
110 * enum hl_mmu_page_table_location - mmu page table location
111 * @MMU_DR_PGT: page-table is located on device DRAM.
[all …]
/linux-6.14.4/arch/arm/mach-omap1/
Dclock.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-omap1/clock.c
5 * Copyright (C) 2004 - 2005, 2009-2010 Nokia Corporation
19 #include <linux/clk-provider.h>
20 #include <linux/soc/ti/omap1-io.h>
23 #include <asm/mach-types.h>
30 #include "sram.h"
49 unsigned int val = __raw_readl(clk->enable_reg); in omap1_uart_recalc()
50 return val & 1 << clk->enable_bit ? 48000000 : 12000000; in omap1_uart_recalc()
67 if (!(clk->flags & CLOCK_IDLE_CONTROL)) in omap1_clk_allow_idle()
[all …]
/linux-6.14.4/drivers/net/wireless/intel/iwlwifi/pcie/
Dinternal.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2003-2015, 2018-2025 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
18 #include "iwl-fh.h"
19 #include "iwl-csr.h"
20 #include "iwl-trans.h"
21 #include "iwl-debug.h"
22 #include "iwl-io.h"
23 #include "iwl-op-mode.h"
[all …]
/linux-6.14.4/arch/arm/boot/dts/rockchip/
Drk3288.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 #include <dt-bindings/gpio/gpio.h>
4 #include <dt-bindings/interrupt-controller/irq.h>
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/pinctrl/rockchip.h>
7 #include <dt-bindings/clock/rk3288-cru.h>
8 #include <dt-bindings/power/rk3288-power.h>
9 #include <dt-bindings/thermal/thermal.h>
10 #include <dt-bindings/soc/rockchip,boot-mode.h>
13 #address-cells = <2>;
[all …]
/linux-6.14.4/drivers/net/ethernet/netronome/nfp/nfpcore/
Dnfp_target.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 /* Copyright (C) 2015-2018 Netronome Systems, Inc. */
26 * 32-bit or 64-bit words. All others are not listed.
40 return -EINVAL; in target_rw()
51 return -EINVAL; in nfp6000_nbi_dma()
62 return -EINVAL; in nfp6000_nbi_stats()
73 return -EINVAL; in nfp6000_nbi_tm()
84 return -EINVAL; in nfp6000_nbi_ppc()
102 * 32-bit or 64-bit words. All others are not listed.
150 return -EINVAL; in nfp6000_mu_common()
[all …]
/linux-6.14.4/drivers/power/supply/
Dds2760_battery.c5 * 2004-2007 Matt Reimer
127 mutex_lock(&sl->master->bus_mutex); in w1_ds2760_io()
134 count = DS2760_DATA_SIZE - addr; in w1_ds2760_io()
138 w1_write_8(sl->master, W1_DS2760_READ_DATA); in w1_ds2760_io()
139 w1_write_8(sl->master, addr); in w1_ds2760_io()
140 count = w1_read_block(sl->master, buf, count); in w1_ds2760_io()
142 w1_write_8(sl->master, W1_DS2760_WRITE_DATA); in w1_ds2760_io()
143 w1_write_8(sl->master, addr); in w1_ds2760_io()
144 w1_write_block(sl->master, buf, count); in w1_ds2760_io()
150 mutex_unlock(&sl->master->bus_mutex); in w1_ds2760_io()
[all …]

12