Searched +full:sr +full:- +full:idle +full:- +full:dis +full:- +full:freq (Results 1 – 7 of 7) sorted by relevance
/linux-6.14.4/Documentation/devicetree/bindings/memory-controllers/ |
D | rockchip,rk3399-dmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/rockchip,rk3399-dmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Brian Norris <[email protected]> 15 - rockchip,rk3399-dmc 17 devfreq-events: 26 clock-names: 28 - const: dmc_clk 30 operating-points-v2: true [all …]
|
/linux-6.14.4/drivers/devfreq/ |
D | rk3399_dmc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 4 * Author: Lin Huang <hl@rock-chips.com> 7 #include <linux/arm-smccc.h> 12 #include <linux/devfreq-event.h> 70 static int rk3399_dmcfreq_target(struct device *dev, unsigned long *freq, in rk3399_dmcfreq_target() argument 75 unsigned long old_clk_rate = dmcfreq->rate; in rk3399_dmcfreq_target() 85 opp = devfreq_recommended_opp(dev, freq, flags); in rk3399_dmcfreq_target() 93 if (dmcfreq->rate == target_rate) in rk3399_dmcfreq_target() 96 mutex_lock(&dmcfreq->lock); in rk3399_dmcfreq_target() 99 * Ensure power-domain transitions don't interfere with ARM Trusted in rk3399_dmcfreq_target() [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/rockchip/ |
D | rk3399-gru-chromebook.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Google Gru-Chromebook shared properties 8 #include "rk3399-gru.dtsi" 11 pp900_ap: regulator-pp900-ap { 12 compatible = "regulator-fixed"; 13 regulator-name = "pp900_ap"; 16 regulator-always-on; 17 regulator-boot-on; 18 regulator-min-microvolt = <900000>; 19 regulator-max-microvolt = <900000>; [all …]
|
D | rk3399-gru.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 * Copyright 2016-2017 Google, Inc 8 #include <dt-bindings/input/input.h> 9 #include "rk3399-op1.dtsi" 18 stdout-path = "serial2:115200n8"; 27 * - Rails that only connect to the EC (or devices that the EC talks to) 29 * - Rails _are_ included if the rails go to the AP even if the AP 38 * - The EC controls the enable and the EC always enables a rail as 40 * - The rails are actually connected to each other by a jumper and 45 ppvar_sys: regulator-ppvar-sys { [all …]
|
/linux-6.14.4/drivers/scsi/ |
D | wd33c93.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 * Drew Eckhardt's excellent 'Generic NCR5380' sources from Linux-PC 18 * - Target Disconnection/Reconnection is now supported. Any 21 * call 'adaptive disconnect' - meaning that each command 24 * device chooses), or as a "SCSI-bus-hog". 26 * - Synchronous data transfers are now supported. Because of 29 * this faster protocol - it can be enabled via the command- 30 * line on a device-by-device basis. 32 * - Runtime operating parameters can now be specified through 38 * - The old driver relied exclusively on what the Western Digital [all …]
|
/linux-6.14.4/drivers/ufs/core/ |
D | ufshcd.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 * Copyright (C) 2011-2013 Samsung India Software Operations 5 * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved. 17 #include <linux/blk-pm.h> 31 #include "ufshcd-priv.h" 34 #include "ufs-sysfs.h" 35 #include "ufs-debugfs.h" 36 #include "ufs-fault-injection.h" 38 #include "ufshcd-crypto.h" 77 /* maximum number of link-startup retries */ [all …]
|
/linux-6.14.4/drivers/net/ethernet/sfc/ |
D | mcdi_pcol.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 4 * Copyright 2009-2018 Solarflare Communications Inc. 5 * Copyright 2019-2020 Xilinx Inc. 13 /* Power-on reset state */ 35 /* The 'doorbell' addresses are hard-wired to alert the MC when written */ 38 /* The rest of these are firmware-defined */ 46 /* Values to be written to the per-port status dword in shared 71 * | | \--- Response 72 * | \------- Error 73 * \------------------------------ Resync (always set) [all …]
|