Home
last modified time | relevance | path

Searched +full:shared +full:- +full:pin (Results 1 – 25 of 548) sorted by relevance

12345678910>>...22

/linux-6.14.4/arch/arm64/boot/dts/rockchip/
Drk3566-soquartz-blade.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/input/input.h>
7 #include <dt-bindings/leds/common.h>
8 #include <dt-bindings/pinctrl/rockchip.h>
10 #include "rk3566-soquartz.dtsi"
14 compatible = "pine64,soquartz-blade", "pine64,soquartz", "rockchip,rk3566";
21 vcc3v0_sd: regulator-vcc3v0-sd {
22 compatible = "regulator-fixed";
[all …]
Drk3566-soquartz-cm4.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
5 #include "rk3566-soquartz.dtsi"
8 model = "Pine64 SOQuartz on CM4-IO carrier board";
9 compatible = "pine64,soquartz-cm4io", "pine64,soquartz", "rockchip,rk3566";
16 vcc12v_dcin: regulator-vcc12v-dcin {
17 compatible = "regulator-fixed";
18 regulator-name = "vcc12v_dcin";
19 regulator-always-on;
20 regulator-boot-on;
[all …]
Drk3566-soquartz-model-a.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
5 #include "rk3566-soquartz.dtsi"
9 compatible = "pine64,soquartz-model-a", "pine64,soquartz", "rockchip,rk3566";
16 vcc12v_dcin: regulator-vcc12v-dcin {
17 compatible = "regulator-fixed";
18 regulator-name = "vcc12v_dcin";
19 regulator-always-on;
20 regulator-boot-on;
21 regulator-min-microvolt = <12000000>;
[all …]
Drk3588-friendlyelec-cm3588-nas.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
9 /dts-v1/;
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/pinctrl/rockchip.h>
14 #include <dt-bindings/soc/rockchip,vop2.h>
15 #include <dt-bindings/usb/pd.h>
16 #include "rk3588-friendlyelec-cm3588.dtsi"
20 compatible = "friendlyarm,cm3588-nas", "friendlyarm,cm3588", "rockchip,rk3588";
22 adc_key_recovery: adc-key-recovery {
[all …]
Drk3566-soquartz.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/pinctrl/rockchip.h>
7 #include <dt-bindings/soc/rockchip,vop2.h>
21 stdout-path = "serial2:1500000n8";
24 gmac1_clkin: external-gmac1-clock {
25 compatible = "fixed-clock";
26 clock-frequency = <125000000>;
27 clock-output-names = "gmac1_clkin";
[all …]
Drk3568-bpi-r2-pro.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Author: Frank Wunderlich <frank-w@public-files.de>
7 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/leds/common.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/soc/rockchip,vop2.h>
15 model = "Bananapi-R2 Pro (RK3568) DDR4 Board";
16 compatible = "sinovoip,rk3568-bpi-r2pro", "rockchip,rk3568";
26 stdout-path = "serial2:1500000n8";
[all …]
/linux-6.14.4/drivers/net/phy/
Dmicrel.c1 // SPDX-License-Identifier: GPL-2.0+
9 * Copyright (c) 2010-2013 Micrel, Inc.
126 * The value is calculated as following: (1/1000000)/((2^-32)/4)
132 * The value is calculated as following: (1/1000000)/((2^-32)/8)
186 #define PTP_GPIO_SEL_GPIO_SEL(pin) ((pin) << 8) argument
327 #define LAN8814_GPIO_EN_ADDR(pin) \ argument
328 ((pin) > 15 ? LAN8814_GPIO_EN1 : LAN8814_GPIO_EN2)
329 #define LAN8814_GPIO_EN_BIT(pin) BIT(pin) argument
330 #define LAN8814_GPIO_DIR_ADDR(pin) \ argument
331 ((pin) > 15 ? LAN8814_GPIO_DIR1 : LAN8814_GPIO_DIR2)
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/sound/
Dcirrus,cs35l41.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - [email protected]
19 - cirrus,cs35l40
20 - cirrus,cs35l41
28 '#sound-dai-cells':
33 reset-gpios:
36 VA-supply:
39 VP-supply:
[all …]
Dwlf,wm8960.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - [email protected]
22 clock-names:
24 - const: mclk
26 '#sound-dai-cells':
29 AVDD-supply:
32 DBVDD-supply:
35 DCVDD-supply:
[all …]
Dmediatek,mt8188-afe.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/mediatek,mt8188-afe.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Trevor Wu <[email protected]>
14 const: mediatek,mt8188-afe
25 reset-names:
28 memory-region:
31 Shared memory region for AFE memif. A "shared-dma-pool".
32 See dtschema reserved-memory/shared-dma-pool.yaml for details.
[all …]
Dmt8195-afe-pcm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/mt8195-afe-pcm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Trevor Wu <[email protected]>
14 const: mediatek,mt8195-audio
25 reset-names:
28 memory-region:
31 Shared memory region for AFE memif. A "shared-dma-pool".
32 See ../reserved-memory/reserved-memory.txt for details.
[all …]
/linux-6.14.4/tools/testing/selftests/mm/
Dgup_longterm.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * GUP long-term page pinning tests.
54 * R/W long-term pinning. For these filesystems, we can be fairly sure in fs_is_unknown()
91 static void do_test(int fd, size_t size, enum test_type type, bool shared) in do_test() argument
112 shared ? MAP_SHARED : MAP_PRIVATE, fd, 0); in do_test()
114 if (size == pagesize || shared) in do_test()
121 /* Fault in the page such that GUP-fast can pin it directly. */ in do_test()
129 * long-term R/O pinning by mapping the page R/O. in do_test()
150 if (rw && shared && fs_is_unknown(fs_type)) { in do_test()
156 * expected to work. Otherwise, we expect long-term R/W pinning in do_test()
[all …]
Dcow.c1 // SPDX-License-Identifier: GPL-2.0-only
102 for (; size; addr += pagesize, size -= pagesize) in range_is_swapped()
115 if (pipe(comm_pipes->child_ready) < 0) in setup_comm_pipes()
116 return -errno; in setup_comm_pipes()
117 if (pipe(comm_pipes->parent_ready) < 0) { in setup_comm_pipes()
118 close(comm_pipes->child_ready[0]); in setup_comm_pipes()
119 close(comm_pipes->child_ready[1]); in setup_comm_pipes()
120 return -errno; in setup_comm_pipes()
128 close(comm_pipes->child_ready[0]); in close_comm_pipes()
129 close(comm_pipes->child_ready[1]); in close_comm_pipes()
[all …]
/linux-6.14.4/drivers/platform/x86/x86-android-tablets/
Dshared-psy-info.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Shared psy info for X86 tablets which ship with Android as the factory image
8 * Copyright (C) 2021-2023 Hans de Goede <[email protected]>
17 #include "shared-psy-info.h"
19 /* Generic / shared charger / battery settings */
20 const char * const tusb1211_chg_det_psy[] = { "tusb1211-charger-detect" };
21 const char * const bq24190_psy[] = { "bq24190-charger" };
22 const char * const bq25890_psy[] = { "bq25890-charger-0" };
25 PROPERTY_ENTRY_STRING_ARRAY("supplied-from", bq24190_psy),
34 PROPERTY_ENTRY_STRING_ARRAY("supplied-from", bq25890_psy),
[all …]
/linux-6.14.4/Documentation/driver-api/gpio/
Dintro.rst17 A "General Purpose Input/Output" (GPIO) is a flexible software-controlled
20 represents a bit connected to a particular pin, or "ball" on Ball Grid Array
23 passes such pin configuration data to drivers.
25 System-on-Chip (SOC) processors heavily rely on GPIOs. In some cases, every
26 non-dedicated pin can be configured as a GPIO; and most chips have at least
29 often have a few such pins to help with pin scarcity on SOCs; and there are
31 Most PC southbridges have a few dozen GPIO-capable pins (with only the BIOS
36 - Output values are writable (high=1, low=0). Some chips also have
38 value might be driven, supporting "wire-OR" and similar schemes for the
41 - Input values are likewise readable (1, 0). Some chips support readback
[all …]
/linux-6.14.4/sound/pci/hda/
Dhda_generic.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Generic BIOS auto-parser helper functions for HD-audio
16 /* table entry for multi-io paths */
18 hda_nid_t pin; /* multi-io widget pin NID */ member
20 unsigned int ctl_in; /* cached input-pin control value */
25 * For output, stored in the order of DAC -> ... -> pin,
26 * for input, pin -> ... -> ADC.
30 * multi[] indicates whether it's a selector widget with multi-connectors
52 bool pin_fixed:1; /* path with fixed pin */
56 /* mic/line-in auto switching entry */
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/iio/adc/
Drenesas,rcar-gyroadc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/renesas,rcar-gyroadc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas R-Car GyroADC
10 - Marek Vasut <[email protected]>
15 are sampled by the GyroADC block in a round-robin fashion and the result
23 - enum:
24 - renesas,r8a7791-gyroadc
25 - renesas,r8a7792-gyroadc
[all …]
/linux-6.14.4/drivers/staging/iio/Documentation/
Dsysfs-bus-iio-dds4 Contact: linux-[email protected]
8 which allows for pin controlled FSK Frequency Shift Keying
15 Contact: linux-[email protected]
18 obtain the desired value in Hz. If shared across all frequency
20 if shared across all channels.
24 Contact: linux-[email protected]
34 Contact: linux-[email protected]
38 allows for pin controlled PSK Phase Shift Keying
45 Contact: linux-[email protected]
48 the desired value in rad. If shared across all phase registers
[all …]
/linux-6.14.4/drivers/gpu/drm/amd/amdgpu/
Damdgpu_dma_buf.c42 #include <linux/dma-buf.h>
43 #include <linux/dma-fence-array.h>
44 #include <linux/pci-p2pdma.h>
47 * amdgpu_dma_buf_attach - &dma_buf_ops.attach implementation
49 * @dmabuf: DMA-buf where we attach to
52 * Add the attachment as user to the exported DMA-buf.
57 struct drm_gem_object *obj = dmabuf->priv; in amdgpu_dma_buf_attach()
59 struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev); in amdgpu_dma_buf_attach()
61 if (pci_p2pdma_distance(adev->pdev, attach->dev, false) < 0) in amdgpu_dma_buf_attach()
62 attach->peer2peer = false; in amdgpu_dma_buf_attach()
[all …]
/linux-6.14.4/arch/arm64/boot/dts/mediatek/
Dmt7622-rfb1.dts6 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
9 /dts-v1/;
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/gpio/gpio.h>
18 chassis-type = "embedded";
19 compatible = "mediatek,mt7622-rfb1", "mediatek,mt7622";
26 stdout-path = "serial0:115200n8";
32 proc-supply = <&mt6380_vcpu_reg>;
33 sram-supply = <&mt6380_vm_reg>;
37 proc-supply = <&mt6380_vcpu_reg>;
[all …]
Dmt7622-bananapi-bpi-r64.dts5 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 /dts-v1/;
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
17 model = "Bananapi BPI-R64";
18 chassis-type = "embedded";
19 compatible = "bananapi,bpi-r64", "mediatek,mt7622";
26 stdout-path = "serial0:115200n8";
32 proc-supply = <&mt6380_vcpu_reg>;
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/gpio/
Dibm,ppc4xx-gpio.txt3 All GPIOs are pin-shared with other functions. DCRs control whether a
4 particular pin that has GPIO capabilities acts as a GPIO or is used for
6 an open-drain driver.
9 - compatible: must be "ibm,ppc4xx-gpio"
10 - reg: address and length of the register set for the device
11 - #gpio-cells: must be set to 2. The first cell is the pin number
15 - gpio-controller: marks the device node as a gpio controller.
20 compatible = "ibm,ppc4xx-gpio";
22 #gpio-cells = <2>;
23 gpio-controller;
/linux-6.14.4/Documentation/devicetree/bindings/input/
Dnvidia,tegra20-kbc.txt2 The key controller has maximum 24 pins to make matrix keypad. Any pin
3 can be configured as row or column. The maximum column pin can be 8
7 - compatible: "nvidia,tegra20-kbc"
8 - reg: Register base address of KBC.
9 - interrupts: Interrupt number for the KBC.
10 - nvidia,kbc-row-pins: The KBC pins which are configured as row. This is an
11 array of pin numbers which is used as rows.
12 - nvidia,kbc-col-pins: The KBC pins which are configured as column. This is an
13 array of pin numbers which is used as column.
14 - linux,keymap: The keymap for keys as described in the binding document
[all …]
/linux-6.14.4/arch/arm/mach-orion5x/
Dboard-mss2.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Maxtor Shared Storage II Board Setup
13 #include <asm/mach-types.h>
17 #include "bridge-regs.h"
21 * Maxtor Shared Storage II Info
27 static int __init mss2_pci_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) in mss2_pci_map_irq() argument
32 * Check for devices with hard-wired IRQs. in mss2_pci_map_irq()
34 irq = orion5x_pci_map_irq(dev, slot, pin); in mss2_pci_map_irq()
35 if (irq != -1) in mss2_pci_map_irq()
38 return -1; in mss2_pci_map_irq()
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/pinctrl/
Dfsl,imx-pinctrl.txt10 Please refer to pinctrl-bindings.txt in this directory for details of the
12 phrase "pin configuration node".
14 Freescale IMX pin configuration node is a node of a group of pins which can be
17 mode) this pin can work on and the 'config' configures various pad settings
18 such as pull-up, open drain, drive strength, etc.
21 - compatible: "fsl,<soc>-iomuxc"
22 Please refer to each fsl,<soc>-pinctrl.txt binding doc for supported SoCs.
24 Required properties for pin configuration node:
25 - fsl,pins: each entry consists of 6 integers and represents the mux and config
26 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
[all …]

12345678910>>...22