Home
last modified time | relevance | path

Searched +full:qman +full:- +full:channel +full:- +full:range (Results 1 – 17 of 17) sorted by relevance

/linux-6.14.4/Documentation/devicetree/bindings/net/
Dfsl,fman.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Frank Li <[email protected]>
13 Due to the fact that the FMan is an aggregation of sub-engines (ports, MACs,
19 - fsl,fman
26 cell-index:
31 The cell-index value may be used by the SoC, to identify the
33 there's a description of the cell-index use in each SoC:
35 - P1023:
[all …]
/linux-6.14.4/drivers/soc/fsl/qbman/
Dqman_ccsr.c1 /* Copyright 2008 - 2016 Freescale Semiconductor, Inc.
101 * Corenet initiator settings. Stash request queues are 4-deep to match cores
111 /* Follows WQ_CS_CFG0-5 */
134 #define QM_EIRQ_MBEI 0x02000000 /* Multi-bit ECC Error */
135 #define QM_EIRQ_SBEI 0x01000000 /* Single-bit ECC Error */
139 #define QM_EIRQ_IDDI 0x00000800 /* Invalid Dequeue (Direct-connect) */
146 #define QM_EIRQ_IECI 0x00000002 /* Invalid Enqueue Channel */
158 u32 info; /* res[30-31], ptyp[29], pnum[24-28], fqid[0-23] */
163 return p->info & BIT(29); in qm_ecir_is_dcp()
168 return (p->info >> 24) & 0x1f; in qm_ecir_get_pnum()
[all …]
Dqman.c1 /* Copyright 2008 - 2016 Freescale Semiconductor, Inc.
35 #define IRQNAME "QMan portal %d"
36 #define MAX_IRQNAME 16 /* big enough for "QMan portal %d" */
47 /* Cache-inhibited register offsets */
68 /* Cache-enabled register offsets */
83 /* Cache-inhibited register offsets */
104 /* Cache-enabled register offsets */
121 * synchronisation for portal accesses and data-dependencies. Use of barrier()s
122 * or other order-preserving primitives simply degrade performance. Hence the
127 /* Cache-enabled ring access */
[all …]
/linux-6.14.4/include/soc/fsl/
Dqman.h1 /* Copyright 2008 - 2016 Freescale Semiconductor, Inc.
50 #define QM_PIRQ_DQRI 0x00020000 /* DQRR Ring (non-empty) */
51 #define QM_PIRQ_MRI 0x00010000 /* MR Ring (non-empty) */
54 * ie. that if present should trigger slow-path processing.
64 static inline u32 QM_SDQCR_CHANNELS_POOL_CONV(u16 channel) in QM_SDQCR_CHANNELS_POOL_CONV() argument
66 return QM_SDQCR_CHANNELS_POOL(channel + 1 - qm_channel_pool1); in QM_SDQCR_CHANNELS_POOL_CONV()
69 /* --- QMan data structures (and associated constants) --- */
78 u8 addr_hi; /* high 8-bits of 40-bit address */
79 __be32 addr_lo; /* low 32-bits of 40-bit address */
102 * scatter-gather table. 'big' implies a 29-bit length with no offset
[all …]
/linux-6.14.4/Documentation/networking/device_drivers/ethernet/freescale/
Ddpaa.rst1 .. SPDX-License-Identifier: GPL-2.0
8 - Madalin Bucur <[email protected]>
9 - Camelia Groza <[email protected]>
13 - DPAA Ethernet Overview
14 - DPAA Ethernet Supported SoCs
15 - Configuring DPAA Ethernet in your kernel
16 - DPAA Ethernet Frame Processing
17 - DPAA Ethernet Features
18 - DPAA IRQ Affinity and Receive Side Scaling
19 - Debugging
[all …]
/linux-6.14.4/arch/arm64/boot/dts/freescale/
Dqoriq-fman3-0.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
5 * Copyright 2012-2015 Freescale Semiconductor Inc.
9 #include <dt-bindings/clock/fsl,qoriq-clockgen.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
14 cell-index = <0>;
21 clock-names = "fmanclk";
22 fsl,qman-channel-range = <0x800 0x10>;
23 ptimer-handle = <&ptp_timer0>;
24 dma-coherent;
[all …]
/linux-6.14.4/arch/powerpc/boot/dts/fsl/
Dqoriq-fman3-1.dtsi4 * Copyright 2012 - 2015 Freescale Semiconductor Inc.
36 #address-cells = <1>;
37 #size-cells = <1>;
38 cell-index = <1>;
44 clock-names = "fmanclk";
45 fsl,qman-channel-range = <0x820 0x10>;
46 ptimer-handle = <&ptp_timer1>;
49 compatible = "fsl,fman-muram";
54 cell-index = <0x2>;
55 compatible = "fsl,fman-v3-port-oh";
[all …]
Dqoriq-fman3l-0.dtsi4 * Copyright 2012 - 2015 Freescale Semiconductor Inc.
36 #address-cells = <1>;
37 #size-cells = <1>;
38 cell-index = <0>;
44 clock-names = "fmanclk";
45 fsl,qman-channel-range = <0x800 0x10>;
46 ptimer-handle = <&ptp_timer0>;
49 compatible = "fsl,fman-muram";
54 cell-index = <0x2>;
55 compatible = "fsl,fman-v3-port-oh";
[all …]
Dqoriq-fman-1.dtsi4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
36 #address-cells = <1>;
37 #size-cells = <1>;
38 cell-index = <1>;
44 clock-names = "fmanclk";
45 fsl,qman-channel-range = <0x60 0xc>;
46 ptimer-handle = <&ptp_timer1>;
49 compatible = "fsl,fman-muram";
54 cell-index = <0x1>;
55 compatible = "fsl,fman-v2-port-oh";
[all …]
Dqoriq-fman-0.dtsi4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
36 #address-cells = <1>;
37 #size-cells = <1>;
38 cell-index = <0>;
44 clock-names = "fmanclk";
45 fsl,qman-channel-range = <0x40 0xc>;
46 ptimer-handle = <&ptp_timer0>;
49 compatible = "fsl,fman-muram";
54 cell-index = <0x1>;
55 compatible = "fsl,fman-v2-port-oh";
[all …]
Dqoriq-fman3-0.dtsi4 * Copyright 2012 - 2015 Freescale Semiconductor Inc.
36 #address-cells = <1>;
37 #size-cells = <1>;
38 cell-index = <0>;
44 clock-names = "fmanclk";
45 fsl,qman-channel-range = <0x800 0x10>;
46 ptimer-handle = <&ptp_timer0>;
49 compatible = "fsl,fman-muram";
54 cell-index = <0x2>;
55 compatible = "fsl,fman-v3-port-oh";
[all …]
/linux-6.14.4/drivers/net/ethernet/freescale/dpaa/
Ddpaa_eth.c1 // SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0-or-later
3 * Copyright 2008 - 2016 Freescale Semiconductor Inc.
29 #include <linux/dma-mapping.h>
35 #include <soc/fsl/qman.h>
47 static int debug = -1;
72 * The size in bytes of the ingress tail-drop threshold on FMan ports.
73 * Traffic piling up above this value will be rejected by QMan and discarded
81 /* Egress congestion threshold on 1G ports, range 0x1000 .. 0x10000000
87 * - avoiding the device staying congested for a prolonged time (risking
88 * the netdev watchdog to fire - see also the tx_timeout module param);
[all …]
/linux-6.14.4/drivers/accel/habanalabs/goya/
Dgoya.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright 2016-2022 HabanaLabs, Ltd.
23 * - Range registers (When MMU is enabled, DMA RR does NOT protect host)
24 * - MMU
27 * - Range registers (protect the first 512MB)
28 * - MMU (isolation between users)
31 * - Range registers
32 * - Protection bits
36 * QMAN DMA: PQ, CQ, CP, DMA are secured.
39 * QMAN TPC/MME:
[all …]
/linux-6.14.4/drivers/net/ethernet/freescale/fman/
Dfman.c1 // SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0-or-later
3 * Copyright 2008 - 2015 Freescale Semiconductor Inc.
321 u32 fmfp_fcev[4]; /* FPM FMan-Controller Event 1-4 0x20-0x2f */
322 u32 res0030[4]; /* res 0x30 - 0x3f */
323 u32 fmfp_cee[4]; /* PM FMan-Controller Event 1-4 0x40-0x4f */
324 u32 res0050[4]; /* res 0x50-0x5f */
333 u32 fmfp_drd[16]; /* FPM Data_Ram Data 0-15 0x80 - 0xbf */
342 u32 fmfp_cev[4]; /* FPM CPU Event 1-4 0xe0-0xef */
343 u32 res00f0[4]; /* res 0xf0-0xff */
344 u32 fmfp_ps[50]; /* FPM Port Status 0x100-0x1c7 */
[all …]
/linux-6.14.4/drivers/accel/habanalabs/gaudi/
Dgaudi.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright 2016-2022 HabanaLabs, Ltd.
27 * - Range registers
28 * - MMU
31 * - Range registers (protect the first 512MB)
34 * - Range registers
35 * - Protection bits
39 * QMAN DMA channels 0,1 (PCI DMAN):
40 * - DMA is not secured.
41 * - PQ and CQ are secured.
[all …]
/linux-6.14.4/drivers/accel/habanalabs/common/
Dhabanalabs.h1 /* SPDX-License-Identifier: GPL-2.0
3 * Copyright 2016-2023 HabanaLabs, Ltd.
19 #include <linux/dma-direction.h>
28 #include <linux/io-64-nonatomic-lo-hi.h>
30 #include <linux/dma-buf.h>
45 * bits[63:59] - Encode mmap type
46 * bits[45:0] - mmap offset value
51 #define HL_MMAP_TYPE_SHIFT (59 - PAGE_SHIFT)
110 * enum hl_mmu_page_table_location - mmu page table location
111 * @MMU_DR_PGT: page-table is located on device DRAM.
[all …]
/linux-6.14.4/drivers/accel/habanalabs/gaudi2/
Dgaudi2.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright 2020-2022 HabanaLabs, Ltd.
45 * since the code already has built-in support for binning of up to MAX_FAULTY_TPCS TPCs
126 #define GAUDI2_PMMU_SPI_SEI_ENABLE_MASK GENMASK(GAUDI2_NUM_OF_MMU_SPI_SEI_CAUSE - 2, 0)
127 #define GAUDI2_HMMU_SPI_SEI_ENABLE_MASK GENMASK(GAUDI2_NUM_OF_MMU_SPI_SEI_CAUSE - 1, 0)
131 #define GAUDI2_VDEC_MSIX_ENTRIES (GAUDI2_IRQ_NUM_SHARED_DEC1_ABNRM - \
134 #define ENGINE_ID_DCORE_OFFSET (GAUDI2_DCORE1_ENGINE_ID_EDMA_0 - GAUDI2_DCORE0_ENGINE_ID_EDMA_0)
164 /* HW scrambles only bits 0-25 */
732 "qman sei intr",
2114 * and read global errors. Most HW blocks are addressable and those who aren't (N/A)-
[all …]