Home
last modified time | relevance | path

Searched full:qdma (Results 1 – 25 of 35) sorted by relevance

12

/linux-6.14.4/drivers/net/ethernet/mediatek/
Dairoha_eth.c298 /* QDMA */
811 struct airoha_qdma *qdma; member
830 struct airoha_qdma *qdma; member
878 /* descriptor and packet buffers for qdma hw forward */
886 struct airoha_qdma *qdma; member
910 struct airoha_qdma qdma[AIROHA_MAX_NUM_QDMA]; member
943 #define airoha_qdma_rr(qdma, offset) \ argument
944 airoha_rr((qdma)->regs, (offset))
945 #define airoha_qdma_wr(qdma, offset, val) \ argument
946 airoha_wr((qdma)->regs, (offset), (val))
[all …]
Dmtk_eth_soc.h236 /* QDMA TX Queue Configuration Registers */
240 /* QDMA Tx Queue Scheduler Configuration Registers */
254 /* QDMA TX Scheduler Rate Control Register */
257 /* QDMA Global Configuration Register */
269 /* QDMA V2 Global Configuration Register */
277 /* QDMA Flow Control Register */
282 /* QDMA Interrupt Status Register */
300 /* QDMA Interrupt grouping registers */
303 /* QDMA TX NUM */
309 /* QDMA V2 descriptor txd6 */
[all …]
Dmtk_eth_soc.c60 .qdma = {
126 .qdma = {
177 .qdma = {
775 mtk_w32(eth, val, soc->reg_map->qdma.qtx_sch + ofs); in mtk_set_queue_speed()
1143 /* the qdma core needs scratch memory to be setup */
1202 mtk_w32(eth, eth->phy_scratch_ring, soc->reg_map->qdma.fq_head); in mtk_init_fq_dma()
1203 mtk_w32(eth, phy_ring_tail, soc->reg_map->qdma.fq_tail); in mtk_init_fq_dma()
1204 mtk_w32(eth, (cnt << 16) | cnt, soc->reg_map->qdma.fq_count); in mtk_init_fq_dma()
1205 mtk_w32(eth, MTK_QDMA_PAGE_SIZE << 16, soc->reg_map->qdma.fq_blen); in mtk_init_fq_dma()
1532 mtk_w32(eth, txd->txd2, soc->reg_map->qdma.ctx_ptr); in mtk_tx_map()
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/dma/
Dfsl-qdma.yaml4 $id: http://devicetree.org/schemas/dma/fsl-qdma.yaml#
7 title: NXP Layerscape SoC qDMA Controller
15 - const: fsl,ls1021a-qdma
18 - fsl,ls1028a-qdma
19 - fsl,ls1043a-qdma
20 - fsl,ls1046a-qdma
21 - const: fsl,ls1021a-qdma
36 - const: qdma-error
37 - const: qdma-queue0
38 - const: qdma-queue1
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/net/
Dairoha,en7581-eth.yaml35 - description: QDMA lan irq0
36 - description: QDMA lan irq1
37 - description: QDMA lan irq2
38 - description: QDMA lan irq3
39 - description: QDMA wan irq0
40 - description: QDMA wan irq1
41 - description: QDMA wan irq2
42 - description: QDMA wan irq3
53 - const: qdma
120 reset-names = "fe", "pdma", "qdma", "xsi-mac",
/linux-6.14.4/drivers/dma/amd/qdma/
DMakefile3 obj-$(CONFIG_AMD_QDMA) += amd-qdma.o
5 amd-qdma-$(CONFIG_AMD_QDMA) := qdma.o qdma-comm-regs.o
Dqdma.c17 #include "qdma.h"
22 /* MMIO regmap config for all QDMA registers */
934 IRQF_ONESHOT, "amd-qdma-error", qdev); in qdma_init_error_irq()
1000 "amd-qdma-queue", ring); in qdmam_alloc_qintr_rings()
1117 qdma_err(qdev, "Failed to register AMD QDMA: %d", ret); in amd_qdma_probe()
1127 qdma_err(qdev, "Failed to probe AMD QDMA driver"); in amd_qdma_probe()
1133 .name = "amd-qdma",
1141 MODULE_DESCRIPTION("AMD QDMA driver");
/linux-6.14.4/drivers/dma/
Dfsl-qdma.c141 * descriptor format with qDMA.
150 * by qDMA and dynamic debug field.
172 /* qDMA status notification pre information */
184 struct fsl_qdma_engine *qdma; member
288 static u32 qdma_readl(struct fsl_qdma_engine *qdma, void __iomem *addr) in qdma_readl() argument
290 return FSL_DMA_IN(qdma, addr, 32); in qdma_readl()
293 static void qdma_writel(struct fsl_qdma_engine *qdma, u32 val, in qdma_writel() argument
296 FSL_DMA_OUT(qdma, addr, val, 32); in qdma_writel()
313 struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma; in fsl_qdma_free_chan_resources()
791 dev_err(fsl_qdma->dma_dev.dev, "QDMA: status err!\n"); in fsl_qdma_queue_handler()
[all …]
DMakefile40 obj-$(CONFIG_FSL_QDMA) += fsl-qdma.o
84 obj-$(CONFIG_FSL_DPAA2_QDMA) += fsl-dpaa2-qdma/
DKconfig223 tristate "NXP Layerscape qDMA engine support"
230 Support the NXP Layerscape qDMA engine with command queue and legacy mode.
234 The qdma driver only work on SoCs with a DPAA hardware block.
757 source "drivers/dma/fsl-dpaa2-qdma/Kconfig"
/linux-6.14.4/drivers/dma/amd/
DKconfig39 mechanism to transfer data using the QDMA is for the QDMA engine to
41 system. Using the descriptors, the QDMA can move data in either the
DMakefile5 obj-$(CONFIG_AMD_QDMA) += qdma/
/linux-6.14.4/drivers/dma/fsl-dpaa2-qdma/
DMakefile2 # Makefile for the NXP DPAA2 qDMA controllers
3 obj-$(CONFIG_FSL_DPAA2_QDMA) += dpaa2-qdma.o dpdmai.o
DKconfig2 tristate "NXP DPAA2 QDMA"
8 NXP Data Path Acceleration Architecture 2 QDMA driver,
Ddpaa2-qdma.c15 #include "dpaa2-qdma.h"
32 struct dpaa2_qdma_engine *dpaa2_qdma = dpaa2_chan->qdma; in dpaa2_qdma_alloc_chan_resources()
68 struct dpaa2_qdma_engine *dpaa2_qdma = dpaa2_chan->qdma; in dpaa2_qdma_free_chan_resources()
94 struct dpaa2_qdma_priv *qdma_priv = dpaa2_chan->qdma->priv; in dpaa2_qdma_request_desc()
250 dpaa2_qdma = dpaa2_chan->qdma; in dpaa2_qdma_prep_memcpy()
644 dpaa2_chan->qdma = dpaa2_qdma; in dpaa2_dpdmai_init_channels()
744 dev_err(dev, "Can't register NXP QDMA engine.\n"); in dpaa2_qdma_probe()
818 .name = "dpaa2-qdma",
838 MODULE_ALIAS("platform:fsl-dpaa2-qdma");
840 MODULE_DESCRIPTION("NXP Layerscape DPAA2 qDMA engine driver");
Ddpaa2-qdma.h71 struct dpaa2_qdma_engine *qdma; member
77 /* spinlock used by dpaa2 qdma driver */
/linux-6.14.4/Documentation/devicetree/bindings/pci/
Dxlnx,xdma-host.yaml19 - xlnx,qdma-host-3.00
24 - description: QDMA bridge register.
95 - xlnx,qdma-host-3.00
/linux-6.14.4/drivers/pci/controller/
Dpcie-xilinx-dma-pl.c81 QDMA, enumerator
135 if (port->variant->version == QDMA) in pcie_read()
143 if (port->variant->version == QDMA) in pcie_write()
200 if (port->variant->version == QDMA) in xilinx_pl_dma_pcie_map_bus()
754 if (port->variant->version == QDMA) { in xilinx_pl_dma_pcie_parse_dt()
830 .version = QDMA,
839 .compatible = "xlnx,qdma-host-3.00",
/linux-6.14.4/drivers/crypto/hisilicon/
Dqm.c1053 addr = (u32 *)(qp->qdma.va + qp->qdma.size) - offset; in qm_set_qp_disable()
1992 addr = (u64 *)(qp->qdma.va + qp->qdma.size) - QM_RESET_STOP_TX_OFFSET; in hisi_qm_unset_hw_reset()
2490 if (sz != qp->qdma.size) in hisi_qm_uacce_mmap()
2499 ret = dma_mmap_coherent(dev, vma, qp->qdma.va, in hisi_qm_uacce_mmap()
2500 qp->qdma.dma, sz); in hisi_qm_uacce_mmap()
2895 struct qm_dma *qdma; in hisi_qp_memory_uninit() local
2899 qdma = &qm->qp_array[i].qdma; in hisi_qp_memory_uninit()
2900 dma_free_coherent(dev, qdma->size, qdma->va, qdma->dma); in hisi_qp_memory_uninit()
2922 qp->qdma.va = dma_alloc_coherent(dev, dma_size, &qp->qdma.dma, in hisi_qp_memory_init()
2924 if (!qp->qdma.va) in hisi_qp_memory_init()
[all …]
/linux-6.14.4/arch/arm64/boot/dts/freescale/
Dfsl-ls1046a.dtsi913 qdma: dma-controller@8380000 { label
914 compatible = "fsl,ls1046a-qdma", "fsl,ls1021a-qdma";
923 interrupt-names = "qdma-error", "qdma-queue0",
924 "qdma-queue1", "qdma-queue2", "qdma-queue3";
Dfsl-ls1043a.dtsi957 qdma: dma-controller@8380000 { label
958 compatible = "fsl,ls1043a-qdma", "fsl,ls1021a-qdma";
967 interrupt-names = "qdma-error", "qdma-queue0",
968 "qdma-queue1", "qdma-queue2", "qdma-queue3";
Dfsl-ls1028a.dtsi816 qdma: dma-controller@8380000 { label
817 compatible = "fsl,ls1028a-qdma", "fsl,ls1021a-qdma";
826 interrupt-names = "qdma-error", "qdma-queue0",
827 "qdma-queue1", "qdma-queue2", "qdma-queue3";
/linux-6.14.4/include/linux/platform_data/
Damd_qdma.h25 * struct qdma_platdata - Platform specific data for QDMA engine
Dedma.h33 * DaVinci hardware also has a "QDMA" mechanism which is not currently
/linux-6.14.4/drivers/net/ethernet/sfc/
Def100_ethtool.c20 /* This is the maximum number of descriptor rings supported by the QDMA */

12