Searched +full:post +full:- +full:blending (Results 1 – 15 of 15) sorted by relevance
/linux-6.14.4/Documentation/devicetree/bindings/display/ |
D | amlogic,meson-vpu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/display/amlogic,meson-vpu.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Neil Armstrong <[email protected]> 17 DMC|---------------VPU (Video Processing Unit)----------------|------HHI------| 19 D |-------| |----| | | | | HDMI PLL | 20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK | 21 R |-------| |----| Processing | | | | | 22 | osd2 | | | |---| Enci ----------|----|-----VDAC------| [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/display/dc/inc/hw/ |
D | mpc.h | 2 * Copyright 2012-15 Advanced Micro Devices, Inc. 30 * that performs blending of multiple planes, using global and per-pixel alpha. 31 * It also performs post-blending color correction operations according to the 36 * supporting "M MPC inputs -> N MPC outputs" flexible composition 39 * - Programmable blending structure to allow software controlled blending and 41 * - Programmable window location of each DPP in active region of display; 42 * - Combining multiple DPP pipes in one active region when a single DPP pipe 44 * - Combining multiple DPP from different SLS with blending; 45 * - Stereo formats from single DPP in top-bottom or side-by-side modes; 46 * - Stereo formats from 2 DPPs; [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/amdgpu/ |
D | amdgpu_mode.h | 40 #include <linux/i2c-algo-bit.h> 128 /* amdgpu gpio-based i2c 150 /* uses multi-media i2c engine */ 317 /* DVI-I properties */ 346 /* Driver-private color mgmt props */ 350 * blending. 354 * size of degamma LUT as supported by the driver (read-only). 358 * @plane_degamma_tf_property: Plane pre-defined transfer function to 369 * @shaper_lut_property: Plane property to set pre-blending shaper LUT 372 * combine the user LUT values with pre-defined TF into the LUT [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/display/amdgpu_dm/ |
D | amdgpu_dm_color.c | 38 * - Input gamma LUT (de-normalized) 39 * - Input CSC (normalized) 40 * - Surface degamma LUT (normalized) 41 * - Surface CSC (normalized) 42 * - Surface regamma LUT (normalized) 43 * - Output CSC (normalized) 49 * Plane CTM -> Plane degamma -> Plane CTM -> Plane regamma -> Plane CTM 58 * The pipe blending also happens after these blocks so we don't actually 59 * support any CRTC props with correct blending with multiple planes - but we 70 * Plane DGM Bypass -> Plane CTM Bypass -> Plane RGM Bypass -> ... [all …]
|
D | amdgpu_dm_crtc.c | 1 // SPDX-License-Identifier: MIT 43 struct drm_crtc *crtc = &acrtc->base; in amdgpu_dm_crtc_handle_vblank() 44 struct drm_device *dev = crtc->dev; in amdgpu_dm_crtc_handle_vblank() 49 spin_lock_irqsave(&dev->event_lock, flags); in amdgpu_dm_crtc_handle_vblank() 51 /* Send completion event for cursor-only commits */ in amdgpu_dm_crtc_handle_vblank() 52 if (acrtc->event && acrtc->pflip_status != AMDGPU_FLIP_SUBMITTED) { in amdgpu_dm_crtc_handle_vblank() 53 drm_crtc_send_vblank_event(crtc, acrtc->event); in amdgpu_dm_crtc_handle_vblank() 55 acrtc->event = NULL; in amdgpu_dm_crtc_handle_vblank() 58 spin_unlock_irqrestore(&dev->event_lock, flags); in amdgpu_dm_crtc_handle_vblank() 65 return crtc_state->active && drm_atomic_crtc_needs_modeset(crtc_state); in amdgpu_dm_crtc_modeset_required() [all …]
|
/linux-6.14.4/Documentation/gpu/amdgpu/display/ |
D | programming-model-dcn.rst | 22 problem is well-defined, it will probably be implemented at the hardware level. 24 a very well-defined scope, the solution is usually implemented as a policy at 44 Unfortunately, there is no straight-forward analytic way to determine if a 65 .. kernel-figure:: dc-components.svg 67 The first layer of the diagram is the high-level DC API represented by the 72 API (`dc/inc/hw`), which represents each DCN low-level block, such as HUBP, 78 ------------- 84 .. kernel-figure:: dc-arch-overview.svg 92 is a low-level abstraction for the connector. One interesting aspect of the 94 platform/board and not by the SoC. The `dc_link` struct is the high-level data [all …]
|
/linux-6.14.4/Documentation/admin-guide/media/ |
D | imx.rst | 1 .. SPDX-License-Identifier: GPL-2.0 7 ------------ 15 - Image DMA Controller (IDMAC) 16 - Camera Serial Interface (CSI) 17 - Image Converter (IC) 18 - Sensor Multi-FIFO Controller (SMFC) 19 - Image Rotator (IRT) 20 - Video De-Interlacing or Combining Block (VDIC) 26 re-ordering (for example UYVY to YUYV) within the same colorspace, and 27 packed <--> planar conversion. The IDMAC can also perform a simple [all …]
|
/linux-6.14.4/Documentation/driver-api/media/drivers/ |
D | cx2341x-devel.rst | 1 .. SPDX-License-Identifier: GPL-2.0 7 ----------------------- 12 .. note:: the memory long words are little-endian ('intel format'). 21 .. code-block:: none 23 ivtvctl -O min=0x02000000,max=0x020000ff 26 register space :-). 35 .. code-block:: none 37 0x00000000-0x00ffffff Encoder memory space 38 0x00000000-0x0003ffff Encode.rom 39 ???-??? MPEG buffer(s) [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/display/dc/core/ |
D | dc_resource.c | 2 * Copyright 2012-15 Advanced Micro Devices, Inc. 95 dc->ctx->logger 100 #define UNABLE_TO_SPLIT -1 230 init_data->num_virtual_links, dc); in dc_create_resource_pool() 234 init_data->num_virtual_links, dc); in dc_create_resource_pool() 238 init_data->num_virtual_links, dc); in dc_create_resource_pool() 243 init_data->num_virtual_links, dc); in dc_create_resource_pool() 247 init_data->num_virtual_links, dc); in dc_create_resource_pool() 251 init_data->num_virtual_links, dc); in dc_create_resource_pool() 255 init_data->num_virtual_links, dc); in dc_create_resource_pool() [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
D | dcn20_hwseq.c | 66 hws->ctx 68 hws->regs->reg 72 hws->shifts->field_name, hws->masks->field_name 77 struct dc_context *dc_ctx = dc->ctx; in dcn20_log_color_state() 78 struct resource_pool *pool = dc->res_pool; in dcn20_log_color_state() 87 for (i = 0; i < pool->pipe_count; i++) { in dcn20_log_color_state() 88 struct dpp *dpp = pool->dpps[i]; in dcn20_log_color_state() 91 dpp->funcs->dpp_read_state(dpp, &s); in dcn20_log_color_state() 92 dpp->funcs->dpp_get_gamut_remap(dpp, &s.gamut_remap); in dcn20_log_color_state() 101 dpp->inst, in dcn20_log_color_state() [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/display/dc/spl/ |
D | dc_spl.c | 1 // SPDX-License-Identifier: MIT 52 int r0_x_end = r0->x + r0->width; in intersect_rec() 53 int r1_x_end = r1->x + r1->width; in intersect_rec() 54 int r0_y_end = r0->y + r0->height; in intersect_rec() 55 int r1_y_end = r1->y + r1->height; in intersect_rec() 57 rec.x = r0->x > r1->x ? r0->x : r1->x; in intersect_rec() 58 rec.width = r0_x_end > r1_x_end ? r1_x_end - rec.x : r0_x_end - rec.x; in intersect_rec() 59 rec.y = r0->y > r1->y ? r0->y : r1->y; in intersect_rec() 60 rec.height = r0_y_end > r1_y_end ? r1_y_end - rec.y : r0_y_end - rec.y; in intersect_rec() 95 * ------------ in calculate_plane_rec_in_timing_active() [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/include/ |
D | atombios.h | 2 * Copyright 2006-2007 Advanced Micro Devices, Inc. 107 #define ATOM_SCALER_DISABLE 0 //For Fudo, it's bypass and auto-cengter & no replication 108 #define ATOM_SCALER_CENTER 1 //For Fudo, it's bypass and auto-center & auto replication 109 #define ATOM_SCALER_EXPANSION 2 //For Fudo, it's 2 Tap alpha blending mode 110 #define ATOM_SCALER_MULTI_EX 3 //For Fudo only, it's multi-tap mode only used to drive TV or CV,… 222 UCHAR uaFirmWareSignature[4]; //Signature to distinguish between Atombios and non-atombios, 245 UCHAR uaFirmWareSignature[4]; //Signature to distinguish between Atombios and non-atombios, 427 …ONG ulPointerReturnFlag:1; // BYTE_3[7]=1 - Return the pointer to the right Data Block; BYTE_… 433 …ONG ulPointerReturnFlag:1; // BYTE_3[7]=1 - Return the pointer to the right Data Block; BYTE_… 440 …ULONG ulClock; //When returen, it's the re-calculated clock based on given Fb_div Post_Di… [all …]
|
D | atomfirmware.h | 6 * Description header file of general definitions for OS and pre-OS video drivers 31 * If a change in VBIOS/Driver/Tool's interface is only needed for pre-SoC15 products, then the chan… 32 * If a change is needed for both pre and post SoC15 products, then the change has to be made separa… 115 ATOM_SCALER_DISABLE =0, /*scaler bypass mode, auto-center & no replication*/ 116 ATOM_SCALER_CENTER =1, //For Fudo, it's bypass and auto-center & auto replication 117 ATOM_SCALER_EXPANSION =2, /*scaler expansion by 2 tap alpha blending mode*/ 202 #define BIOS_VERSION_PREFIX "ATOMBIOSBK-AMD" 245 …tom_string_def atom_bios_string; //Signature to distinguish between Atombios and non-atombios, 604 uint32_t maco_pwrlimit_mw; // bomaco mode power limit in unit of m-watt 605 uint32_t usb_pwrlimit_mw; // power limit when USB is enable in unit of m-watt [all …]
|
/linux-6.14.4/drivers/video/fbdev/aty/ |
D | atyfb_base.c | 5 * Copyright (C) 1997-2001 Geert Uytterhoeven 10 * - ATI Mach64 13 * - ATI Rage128 (from aty128fb.c) 14 * - ATI Radeon (from radeonfb.c) 42 - cursor support on all cards and all ramdacs. 43 - cursor parameters controlable via ioctl()s. 44 - guess PLL and MCLK based on the original PLL register values initialized 108 /* Make sure n * PAGE_SIZE is protected at end of Aperture for GUI-regs */ 109 /* - must be large enough to catch all GUI-Regs */ 110 /* - must be aligned to a PAGE boundary */ [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/display/dc/hwss/dce110/ |
D | dce110_hwseq.c | 74 * For eDP, after power-up/power/down, 84 hws->ctx 87 ctx->logger 89 struct dc_context *ctx = dc->ctx 92 hws->regs->reg 96 hws->shifts->field_name, hws->masks->field_name 104 .crtc = (mmCRTC0_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL), 107 .crtc = (mmCRTC1_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL), 110 .crtc = (mmCRTC2_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL), 113 .crtc = (mmCRTCV_GSL_CONTROL - mmCRTC_GSL_CONTROL), [all …]
|