Home
last modified time | relevance | path

Searched +full:post +full:- (Results 1 – 25 of 1036) sorted by relevance

12345678910>>...42

/linux-6.14.4/Documentation/netlink/specs/
Ddevlink.yaml1 # SPDX-License-Identifier: ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause)
5 protocol: genetlink-legacy
10 -
12 name: sb-pool-type
14 -
16 -
18 -
20 name: port-type
22 -
24 -
[all …]
Dnet_shaper.yaml1 # SPDX-License-Identifier: ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause)
2 name: net-shaper
32 @cap-get operation.
35 -
39 render-max: true
41 - name: unspec
43 -
46 -
51 -
59 -
[all …]
Ddpll.yaml1 # SPDX-License-Identifier: ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause)
8 -
16 -
20 -
23 render-max: true
24 -
26 name: lock-status
31 -
37 -
41 -
[all …]
/linux-6.14.4/Documentation/livepatch/
Dcallbacks.rst5 Livepatch (un)patch-callbacks provide a mechanism for livepatch modules
10 - Safe updates to global data
12 - "Patches" to init and probe functions
14 - Patching otherwise unpatchable code (i.e. assembly)
25 - Module init/exit code doesn't run when disabling and re-enabling a
28 - A module notifier can't stop a to-be-patched module from loading.
39 * Pre-patch
40 - before a klp_object is patched
42 * Post-patch
43 - after a klp_object has been patched and is active
[all …]
/linux-6.14.4/drivers/gpu/drm/nouveau/nvkm/subdev/devinit/
Dgm200.c35 struct nvkm_device *device = init->base.subdev.device; in pmu_code()
36 struct nvkm_bios *bios = device->bios; in pmu_code()
55 struct nvkm_device *device = init->base.subdev.device; in pmu_data()
56 struct nvkm_bios *bios = device->bios; in pmu_data()
67 struct nvkm_device *device = init->base.subdev.device; in pmu_args()
76 struct nvkm_device *device = init->base.subdev.device; in pmu_exec()
83 pmu_load(struct nv50_devinit *init, u8 type, bool post, in pmu_load() argument
86 struct nvkm_subdev *subdev = &init->base.subdev; in pmu_load()
87 struct nvkm_bios *bios = subdev->device->bios; in pmu_load()
92 return -EINVAL; in pmu_load()
[all …]
Dbase.c32 if (init->func->mmio) in nvkm_devinit_mmio()
33 addr = init->func->mmio(init, addr); in nvkm_devinit_mmio()
40 return init->func->pll_set(init, type, khz); in nvkm_devinit_pll_set()
46 if (init->func->meminit) in nvkm_devinit_meminit()
47 init->func->meminit(init); in nvkm_devinit_meminit()
53 if (init && init->func->disable) in nvkm_devinit_disable()
54 init->func->disable(init); in nvkm_devinit_disable()
63 if (init && init->func->post) in nvkm_devinit_post()
64 ret = init->func->post(init, init->post); in nvkm_devinit_post()
75 init->post = true; in nvkm_devinit_fini()
[all …]
Dnv50.c37 struct nvkm_subdev *subdev = &init->subdev; in nv50_devinit_pll_set()
38 struct nvkm_device *device = subdev->device; in nv50_devinit_pll_set()
39 struct nvkm_bios *bios = device->bios; in nv50_devinit_pll_set()
53 return -EINVAL; in nv50_devinit_pll_set()
83 struct nvkm_device *device = init->subdev.device; in nv50_devinit_disable()
93 struct nvkm_subdev *subdev = &base->subdev; in nv50_devinit_preinit()
94 struct nvkm_device *device = subdev->device; in nv50_devinit_preinit()
98 * missing, assume it's a secondary gpu which requires post in nv50_devinit_preinit()
100 if (!base->post) { in nv50_devinit_preinit()
102 if (!device->disp) in nv50_devinit_preinit()
[all …]
/linux-6.14.4/tools/testing/selftests/livepatch/
Dtest-callbacks.sh2 # SPDX-License-Identifier: GPL-2.0
19 # - On livepatch enable, before the livepatch transition starts,
20 # pre-patch callbacks are executed for vmlinux and $MOD_TARGET (those
22 # according to the klp_patch, their post-patch callbacks run and the
25 # - Similarly, on livepatch disable, pre-patch callbacks run before the
26 # unpatching transition starts. klp_objects are reverted, post-patch
43 $MOD_LIVEPATCH: pre_patch_callback: $MOD_TARGET -> [MODULE_STATE_LIVE] Normal state
47 $MOD_LIVEPATCH: post_patch_callback: $MOD_TARGET -> [MODULE_STATE_LIVE] Normal state
52 $MOD_LIVEPATCH: pre_unpatch_callback: $MOD_TARGET -> [MODULE_STATE_LIVE] Normal state
56 $MOD_LIVEPATCH: post_unpatch_callback: $MOD_TARGET -> [MODULE_STATE_LIVE] Normal state
[all …]
/linux-6.14.4/drivers/media/i2c/cx25840/
Dcx25840-audio.c1 // SPDX-License-Identifier: GPL-2.0-or-later
8 #include <media/v4l2-common.h>
9 #include <media/drv-intf/cx25840.h>
11 #include "cx25840-core.h"
35 if (state->aud_input != CX25840_AUDIO_SERIAL) { in cx25840_set_audclk_freq()
39 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04 in cx25840_set_audclk_freq()
40 * AUX_PLL Integer = 0x06, AUX PLL Post Divider = 0x10 in cx25840_set_audclk_freq()
47 * 432 MHz pre-postdivide in cx25840_set_audclk_freq()
53 * 196.6 MHz pre-postdivide in cx25840_set_audclk_freq()
61 * SA_MCLK_DIV = 0x10 = 384/384 * AUX_PLL post dvivider in cx25840_set_audclk_freq()
[all …]
/linux-6.14.4/drivers/md/dm-vdo/indexer/
Dindex-session.h1 /* SPDX-License-Identifier: GPL-2.0-only */
12 #include "thread-utils.h"
20 * functions in the top-level UDS API.
28 /* Post requests that found an entry */ in __aligned()
30 /* Post requests found in the open chapter */ in __aligned()
32 /* Post requests found in the dense index */ in __aligned()
34 /* Post requests found in the sparse index */ in __aligned()
36 /* Post requests that did not find an entry */ in __aligned()
/linux-6.14.4/drivers/gpu/drm/ci/
Dgitlab-ci.yml2 DRM_CI_PROJECT_PATH: &drm-ci-project-path mesa/mesa
3 DRM_CI_COMMIT_SHA: &drm-ci-commit-sha c6a9a9c3bce90923f7700219354e0b6e5a3c9ba6
6 TARGET_BRANCH: drm-next
10 DEQP_RUNNER_GIT_URL: https://gitlab.freedesktop.org/mesa/deqp-runner.git
13 FDO_UPSTREAM_REPO: helen.fornazier/linux # The repo where the git-archive daily runs
14 MESA_TEMPLATES_COMMIT: &ci-templates-commit d5aa3941aa03c2f716595116354fb81eb8012acb
16 CI_PRE_CLONE_SCRIPT: |-
17 set -o xtrace
18 …-L --retry 4 -f --retry-all-errors --retry-delay 60 -s ${DRM_CI_PROJECT_URL}/-/raw/${DRM_CI_COMMIT…
19 bash download-git-cache.sh
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/clock/
Dkeystone-pll.txt2 a divider and a post divider. The additional PLL IPs like ARMPLL, DDRPLL
9 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
12 - #clock-cells : from common clock binding; shall be set to 0.
13 - compatible : shall be "ti,keystone,main-pll-clock" or "ti,keystone,pll-clock"
14 - clocks : parent clock phandle
15 - reg - pll control0 and pll multiplier registers
16 - reg-names : control, multiplier and post-divider. The multiplier and
17 post-divider registers are applicable only for main pll clock
18 - fixed-postdiv : fixed post divider value. If absent, use clkod register bits
23 #clock-cells = <0>;
[all …]
/linux-6.14.4/drivers/media/pci/cx18/
Dcx18-av-audio.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Derived from cx25840-audio.c
11 #include "cx18-driver.h"
15 struct cx18_av_state *state = &cx->av_state; in set_audclk_freq()
18 return -EINVAL; in set_audclk_freq()
31 * the NTSC Standards", Proceedings of the I-R-E, January 1954, pp 79-80 in set_audclk_freq()
34 * NTSC Standards", Proceedings of the I-R-E, January 1954, pp 81-83 in set_audclk_freq()
56 if (state->aud_input > CX18_AV_AUDIO_SERIAL2) { in set_audclk_freq()
60 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04 in set_audclk_freq()
61 * AUX_PLL Integer = 0x0d, AUX PLL Post Divider = 0x20 in set_audclk_freq()
[all …]
/linux-6.14.4/drivers/video/fbdev/matrox/
Dmatroxfb_misc.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 unsigned int* in, unsigned int* feed, unsigned int* post);
13 unsigned int *post) in PLL_calcclock() argument
15 return matroxfb_PLL_calcclock(&minfo->features.pll, freq, fmax, in, feed, post); in PLL_calcclock()
/linux-6.14.4/drivers/net/ethernet/mellanox/mlx5/core/en/tc/
Dpost_act.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
38 if (!MLX5_CAP_FLOWTABLE_TYPE(priv->mdev, ignore_flow_level, table_type)) { in mlx5e_tc_post_act_init()
39 if (priv->mdev->coredev_type == MLX5_COREDEV_PF) in mlx5e_tc_post_act_init()
40 mlx5_core_dbg(priv->mdev, "firmware flow level support is missing\n"); in mlx5e_tc_post_act_init()
41 err = -EOPNOTSUPP; in mlx5e_tc_post_act_init()
47 err = -ENOMEM; in mlx5e_tc_post_act_init()
50 post_act->ft = mlx5_chains_create_global_table(chains); in mlx5e_tc_post_act_init()
51 if (IS_ERR(post_act->ft)) { in mlx5e_tc_post_act_init()
52 err = PTR_ERR(post_act->ft); in mlx5e_tc_post_act_init()
53 mlx5_core_warn(priv->mdev, "failed to create post action table, err: %d\n", err); in mlx5e_tc_post_act_init()
[all …]
/linux-6.14.4/drivers/clk/sophgo/
Dclk-cv18xx-pll.c1 // SPDX-License-Identifier: GPL-2.0
6 #include <linux/clk-provider.h>
11 #include "clk-cv18xx-pll.h"
39 value = readl(pll->common.base + pll->pll_reg); in ipll_recalc_rate()
54 unsigned long pre, div, post; in ipll_find_rate() local
58 for_each_pll_limit_range(pre, &limit->pre_div) { in ipll_find_rate()
59 for_each_pll_limit_range(div, &limit->div) { in ipll_find_rate()
60 for_each_pll_limit_range(post, &limit->post_div) { in ipll_find_rate()
61 tmp = ipll_calc_rate(prate, pre, div, post); in ipll_find_rate()
66 if ((trate - tmp) < (trate - best_rate)) { in ipll_find_rate()
[all …]
/linux-6.14.4/tools/testing/selftests/tc-testing/creating-plugins/
DAddingPlugins.txt1 tdc - Adding plugins for tdc
3 Author: Brenda J. Butler - [email protected]
6 --------------
9 There are some examples in plugin-lib.
14 - adding commands to be run before and/or after the test suite
15 - adding commands to be run before and/or after the test cases
16 - adding commands to be run before and/or after the execute phase of the test cases
17 - ability to alter the command to be run in any phase:
18 pre (the pre-suite stage)
23 post (the post-suite stage)
[all …]
/linux-6.14.4/drivers/gpu/drm/i915/gt/
Dgen6_engine_cs.c1 // SPDX-License-Identifier: MIT
18 * Emits a PIPE_CONTROL with a non-zero post-sync operation, for
22 * [DevSNB-C+{W/A}] Before any depth stall flush (including those
23 * produced by non-pipelined state commands), software needs to first
24 * send a PIPE_CONTROL with no bits set except Post-Sync Operation !=
27 * [Dev-SNB{W/A}]: Before a PIPE_CONTROL with Write Cache Flush Enable
28 * =1, a PIPE_CONTROL with any non-zero post-sync-op is required.
32 * [Dev-SNB{W/A}]: Pipe-control with CS-stall bit set must be sent
33 * BEFORE the pipe-control with a post-sync op and no write-cache
41 * - Render Target Cache Flush Enable ([12] of DW1)
[all …]
/linux-6.14.4/arch/arm64/boot/dts/renesas/
Dr8a779a0-falcon-ethernet.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the Falcon Ethernet sub-board
19 pinctrl-0 = <&avb1_pins>;
20 pinctrl-names = "default";
21 phy-handle = <&avb1_phy>;
25 #address-cells = <1>;
26 #size-cells = <0>;
28 reset-gpios = <&gpio5 15 GPIO_ACTIVE_LOW>;
29 reset-post-delay-us = <4000>;
31 avb1_phy: ethernet-phy@7 {
[all …]
/linux-6.14.4/drivers/clk/qcom/
Dclk-alpha-pll.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 #include <linux/clk-provider.h>
12 #include "clk-regmap.h"
81 * struct clk_alpha_pll - phase locked loop (PLL)
105 * struct clk_alpha_pll_postdiv - phase locked loop (PLL) post-divider
108 * @width: width of post-divider
109 * @post_div_shift: shift to differentiate between odd & even post-divider
110 * @post_div_table: table with PLL odd and even post-divider settings
111 * @num_post_div: Number of PLL post-divider settings
/linux-6.14.4/tools/testing/selftests/drivers/net/netdevsim/
Ddevlink.sh2 # SPDX-License-Identifier: GPL-2.0
22 "$@" | grep -q $DL_HANDLE
34 DUMMYFILE=$(find /lib/firmware -type f -printf '%P\n' | head -1)
37 if [ -z "$DUMMYFILE" ]
80 cmd_jq "devlink dev param show $DL_HANDLE name $name -j" \
125 check_value max_macs post-set 16 32
126 check_value test1 post-set false Y
130 check_value max_macs post-reload 16 16
131 check_value test1 post-reload false N
141 size=$(devlink region show $DL_HANDLE/$name -j | jq -e -r '.[][].size')
[all …]
/linux-6.14.4/sound/core/
Dpcm_timer.c1 // SPDX-License-Identifier: GPL-2.0-or-later
21 unsigned long rate, mult, fsize, l, post; in snd_pcm_timer_resolution_change() local
22 struct snd_pcm_runtime *runtime = substream->runtime; in snd_pcm_timer_resolution_change()
25 rate = runtime->rate; in snd_pcm_timer_resolution_change()
31 fsize = runtime->period_size; in snd_pcm_timer_resolution_change()
37 post = 1; in snd_pcm_timer_resolution_change()
40 post *= 2; in snd_pcm_timer_resolution_change()
43 pcm_err(substream->pcm, in snd_pcm_timer_resolution_change()
45 runtime->rate, runtime->period_size); in snd_pcm_timer_resolution_change()
46 runtime->timer_resolution = -1; in snd_pcm_timer_resolution_change()
[all …]
/linux-6.14.4/drivers/infiniband/hw/qedr/
Dqedr_roce_cm.c2 * Copyright (c) 2015-2016 QLogic Corporation
14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
32 #include <linux/dma-mapping.h>
50 #include <rdma/qedr-abi.h>
55 info->gsi_cons = (info->gsi_cons + 1) % info->max_wr; in qedr_inc_sw_gsi_cons()
61 dev->gsi_qp_created = 1; in qedr_store_gsi_qp_cq()
62 dev->gsi_sqcq = get_qedr_cq(attrs->send_cq); in qedr_store_gsi_qp_cq()
63 dev->gsi_rqcq = get_qedr_cq(attrs->recv_cq); in qedr_store_gsi_qp_cq()
64 dev->gsi_qp = qp; in qedr_store_gsi_qp_cq()
[all …]
/linux-6.14.4/drivers/mmc/core/
Dcore.h1 /* SPDX-License-Identifier: GPL-2.0-only */
140 * mmc_claim_host - exclusively claim a host
155 * mmc_pre_req - Prepare for a new request
165 if (host->ops->pre_req) in mmc_pre_req()
166 host->ops->pre_req(host, mrq); in mmc_pre_req()
170 * mmc_post_req - Post process a completed request
171 * @host: MMC host to post process command
172 * @mrq: MMC request to post process for
175 * Let the host post process a completed request. Post processing of
181 if (host->ops->post_req) in mmc_post_req()
[all …]
/linux-6.14.4/drivers/clk/analogbits/
Dwrpll-cln28hpc.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2018-2019 SiFive, Inc.
16 * pre-determined set of performance points.
19 * - Analog Bits "Wide Range PLL Datasheet", version 2015.10.01
20 * - SiFive FU540-C000 Manual v1p0, Chapter 7 "Clocking and Reset"
21 * https://static.dev.sifive.com/FU540-C000-v1.0.pdf
33 #include <linux/clk/analogbits-wrpll-cln28hpc.h>
41 /* MIN_POST_DIVIDE_REF_FREQ: minimum post-divider reference frequency, in Hz */
44 /* MAX_POST_DIVIDE_REF_FREQ: maximum post-divider reference frequency, in Hz */
73 * __wrpll_calc_filter_range() - determine PLL loop filter bandwidth
[all …]

12345678910>>...42