Home
last modified time | relevance | path

Searched full:pins (Results 1 – 25 of 65) sorted by relevance

123

/nrf52832-nimble/nordic/nrfx/hal/
H A Dnrf_gpio.h122 * @brief Function for configuring the GPIO pin range as output pins with normal drive strength.
130 …y on the pin is disabled and input is disconnected from the buffer as the pins are configured as o…
135 …* @brief Function for configuring the GPIO pin range as input pins with given initial value set, h…
177 …y on the pin is disabled and input is disconnected from the buffer as the pins are configured as o…
338 * @brief Function for setting output direction on selected pins on a given port.
341 * @param out_mask Mask specifying the pins to set as output.
347 * @brief Function for setting input direction on selected pins on a given port.
350 * @param in_mask Mask specifying the pins to set as input.
356 * @brief Function for writing the direction configuration of GPIO pins in a given port.
359 …* @param dir_mask Mask specifying the direction of pins. Bit set means that the given pin is confi…
[all …]
H A Dnrf_uart.h234 * @brief Function for configuring TX/RX pins.
243 * @brief Function for disconnecting TX/RX pins.
279 * @brief Function for configuring flow control pins.
290 * @brief Function for disconnecting flow control pins.
H A Dnrf_uarte.h315 * @brief Function for configuring TX/RX pins.
324 * @brief Function for disconnecting TX/RX pins.
360 * @brief Function for configuring flow control pins.
371 * @brief Function for disconnecting flow control pins.
H A Dnrf_qdec.h103 …**< Mask for disabling the QDEC periperal. When disabled, the QDEC decoder pins are not active. */
104 …BLE_Enabled /**< Mask for enabling the QDEC periperal. When enabled, the QDEC pins are active. */
214 * @brief Function for assigning QDEC pins.
H A Dnrf_pdm.h268 * @brief Function for setting up the PDM pins.
276 * @brief Function for disconnecting the PDM pins.
H A Dnrf_spu.h184 * @brief Function for configuring the GPIO pins to be available in particular domains.
186 * GPIO pins are configured as bitmask. Set one in bitmask to make particular pin available only
H A Dnrf_qspi.h195 * @brief Pins configuration.
351 * @brief Function for configuring QSPI pins.
357 * @param[in] p_pins Pointer to the pins configuration structure. See @ref nrf_qspi_pins_t.
H A Dnrf_spi.h189 * @brief Function for configuring SPI pins.
H A Dnrf_twi.h245 * @brief Function for configuring TWI pins.
/nrf52832-nimble/packages/NimBLE-latest/apps/bleprph/
H A Dsyscfg.yml23 PHY preference change is triggered by configured GPIO pins.
25 GPIO pins.
29 GPIO pins for changing PHY preference on active connection. This
35 GPIO pins for indicating current PHY on active connection. This
/nrf52832-nimble/packages/NimBLE-latest/apps/bleprph/src/
H A Dphy.c81 * XXX: we could make this configurable, but for now assume all pins are in phy_init()
82 * valid, buttons gpio pins are pulled-up and LEDs are active-low - this in phy_init()
/nrf52832-nimble/rt-thread/libcpu/arm/lpc214x/
H A Dstart_rvds.S20 ; * which overwrites the settings of the CPU configuration pins. The
218 ; External Memory Pins definitions
221 ; D0..31, A2..23, JTAG Pins
270 ; Setup External Memory Pins
/nrf52832-nimble/nordic/nrfx/drivers/include/
H A Dnrfx_qspi.h55 nrf_qspi_pins_t pins; /**< Pins configuration structure. */ member
67 .pins = { \
H A Dnrfx_gpiote.h310 * low accuracy pins to toggle mode.
338 * Note that a PORT event is shared between multiple pins, therefore the
H A Dnrfx_twi.h86 bool hold_bus_uninit; ///< Hold pull up state on gpio pins after uninit.
/nrf52832-nimble/nordic/nrfx/mdk/
H A Dsystem_nrf52.c71 …/* Enable Trace functionality. If ENABLE_TRACE is not defined, TRACE pins will be used as GPIOs (s… in SystemInit()
101 …/* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the… in SystemInit()
181 …/* Configure NFCT pins as GPIOs if NFCT is not to be used in your code. If CONFIG_NFCT_PINS_AS_GPI… in SystemInit()
H A Dsystem_nrf52840.c67 …/* Enable Trace functionality. If ENABLE_TRACE is not defined, TRACE pins will be used as GPIOs (s… in SystemInit()
150 …/* Configure NFCT pins as GPIOs if NFCT is not to be used in your code. If CONFIG_NFCT_PINS_AS_GPI… in SystemInit()
H A Dsystem_nrf52810.c75 …/* Enable Trace functionality. If ENABLE_TRACE is not defined, TRACE pins will be used as GPIOs (s… in SystemInit()
110 …/* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the… in SystemInit()
/nrf52832-nimble/packages/NimBLE-latest/apps/blemesh_models_example_1/src/
H A Dmain.c204 * Change to select different GPIO output pins
438 * Map GPIO pins to button number
439 * Change to select different GPIO input pins
/nrf52832-nimble/nordic/nrfx/drivers/src/
H A Dnrfx_gpiote.c282 * so it can be called on all pins used by GPIOTE. in nrfx_gpiote_uninit()
682 /* collect PORT status event, if event is set read pins state. Processing is postponed to the in nrfx_gpiote_irq_handler()
778 // When one of the pins in low-accuracy and toggle mode becomes active, in nrfx_gpiote_irq_handler()
H A Dnrfx_i2s.c82 // Configure pins used by the peripheral: in configure_pins()
85 // pins are configured as outputs (in Master mode) or inputs (in Slave in configure_pins()
H A Dnrfx_twi.c169 /* To secure correct signal levels on the pins used by the TWI in nrfx_twi_init()
171 disabled, these pins must be configured in the GPIO peripheral. in nrfx_twi_init()
H A Dnrfx_twim.c210 /* To secure correct signal levels on the pins used by the TWI in nrfx_twim_init()
212 disabled, these pins must be configured in the GPIO peripheral. in nrfx_twim_init()
H A Dnrfx_qspi.c126 if (!qspi_pins_configure(&p_config->pins)) in nrfx_qspi_init()
H A Dnrfx_twis.c130 /* Disconnect pins */ in nrfx_twis_swreset()
564 /* Clear pins state if */ in nrfx_twis_uninit()

123