Searched +full:operating +full:- +full:points +full:- +full:v2 +full:- +full:ti +full:- +full:cpu (Results 1 – 25 of 41) sorted by relevance
12
/linux-6.14.4/Documentation/devicetree/bindings/opp/ |
D | operating-points-v2-ti-cpu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/opp/operating-points-v2-ti-cpu.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: TI CPU OPP (Operating Performance Points) 10 TI SoCs, like those in the AM335x, AM437x, AM57xx, AM62x, and DRA7xx 11 families, the CPU frequencies subset and the voltage value of each 13 corresponding to "Operating Performance Points" describe the frequency 18 This document extends the operating-points-v2 binding by providing 22 - Dhruva Gole <d-gole@ti.com> [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/ti/ |
D | k3-am62p5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 4 * Copyright (C) 2023-2024 Texas Instruments Incorporated - https://www.ti.com/ 6 * TRM: https://www.ti.com/lit/pdf/spruj83 9 /dts-v1/; 11 #include "k3-am62p.dtsi" 15 #address-cells = <1>; 16 #size-cells = <0>; 18 cpu-map { 21 cpu = <&cpu0>; 25 cpu = <&cpu1>; [all …]
|
D | k3-am62a7.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * TRM: https://www.ti.com/lit/zip/spruj16 7 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/ 10 /dts-v1/; 12 #include "k3-am62a.dtsi" 16 #address-cells = <1>; 17 #size-cells = <0>; 19 cpu-map { 22 cpu = <&cpu0>; 26 cpu = <&cpu1>; [all …]
|
D | k3-am625.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * TRM: https://www.ti.com/lit/pdf/spruiv7 7 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/ 10 /dts-v1/; 12 #include "k3-am62.dtsi" 16 #address-cells = <1>; 17 #size-cells = <0>; 19 cpu-map { 22 cpu = <&cpu0>; 26 cpu = <&cpu1>; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/renesas/ |
D | r9a09g047.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 8 #include <dt-bindings/clock/renesas,r9a09g047-cpg.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #address-cells = <2>; 14 #size-cells = <2>; 16 audio_extal_clk: audio-clk { 17 compatible = "fixed-clock"; 18 #clock-cells = <0>; 20 clock-frequency = <0>; 30 cluster0_opp: opp-table-0 { [all …]
|
D | r9a09g057.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 8 #include <dt-bindings/clock/renesas,r9a09g057-cpg.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #address-cells = <2>; 14 #size-cells = <2>; 16 audio_extal_clk: audio-clk { 17 compatible = "fixed-clock"; 18 #clock-cells = <0>; 20 clock-frequency = <0>; 30 cluster0_opp: opp-table-0 { [all …]
|
D | r9a07g054.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/clock/r9a07g054-cpg.h> 13 #address-cells = <2>; 14 #size-cells = <2>; 16 audio_clk1: audio1-clk { 17 compatible = "fixed-clock"; 18 #clock-cells = <0>; 20 clock-frequency = <0>; 23 audio_clk2: audio2-clk { [all …]
|
D | r9a07g044.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/clock/r9a07g044-cpg.h> 13 #address-cells = <2>; 14 #size-cells = <2>; 16 audio_clk1: audio1-clk { 17 compatible = "fixed-clock"; 18 #clock-cells = <0>; 20 clock-frequency = <0>; 23 audio_clk2: audio2-clk { [all …]
|
/linux-6.14.4/arch/arm/boot/dts/ti/omap/ |
D | am3517.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/ 11 /delete-node/ &aes1_target; 12 /delete-node/ &aes2_target; 22 cpu: cpu@0 { label 24 operating-points-v2 = <&cpu0_opp_table>; 26 clock-latency = <300000>; /* From legacy driver */ 30 cpu0_opp_table: opp-table { 31 compatible = "operating-points-v2-ti-cpu"; 36 * lists one operating voltage, it will remain fixed at 1.2V [all …]
|
D | omap34xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/ 8 #include <dt-bindings/bus/ti-sysc.h> 9 #include <dt-bindings/media/omap3-isp.h> 15 cpu: cpu@0 { label 16 /* OMAP343x/OMAP35xx variants OPP1-6 */ 17 operating-points-v2 = <&cpu0_opp_table>; 19 clock-latency = <300000>; /* From legacy driver */ 20 #cooling-cells = <2>; 24 cpu0_opp_table: opp-table { [all …]
|
D | omap36xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/ 8 #include <dt-bindings/bus/ti-sysc.h> 9 #include <dt-bindings/media/omap3-isp.h> 20 cpu: cpu@0 { label 21 operating-points-v2 = <&cpu0_opp_table>; 23 vbb-supply = <&abb_mpu_iva>; 24 clock-latency = <300000>; /* From omap-cpufreq driver */ 25 #cooling-cells = <2>; 29 cpu0_opp_table: opp-table { [all …]
|
D | dra74x.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2014 Texas Instruments Incorporated - https://www.ti.com/ 11 compatible = "ti,dra742", "ti,dra74", "ti,dra7"; 14 cpu@1 { 15 device_type = "cpu"; 16 compatible = "arm,cortex-a15"; 18 operating-points-v2 = <&cpu0_opp_table>; 21 clock-names = "cpu"; 23 clock-latency = <300000>; /* From omap-cpufreq driver */ 26 #cooling-cells = <2>; /* min followed by max */ [all …]
|
D | am33xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/ 8 #include <dt-bindings/bus/ti-sysc.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/pinctrl/am33xx.h> 11 #include <dt-bindings/clock/am3.h> 14 compatible = "ti,am33xx"; 15 interrupt-parent = <&intc>; 16 #address-cells = <1>; 17 #size-cells = <1>; [all …]
|
D | omap5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/ 8 #include <dt-bindings/bus/ti-sysc.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/pinctrl/omap.h> 12 #include <dt-bindings/clock/omap5.h> 15 #address-cells = <2>; 16 #size-cells = <2>; 18 compatible = "ti,omap5"; [all …]
|
D | am4372.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/ 8 #include <dt-bindings/bus/ti-sysc.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/clock/am4.h> 14 compatible = "ti,am4372", "ti,am43"; 15 interrupt-parent = <&wakeupgen>; 16 #address-cells = <1>; 17 #size-cells = <1>; [all …]
|
/linux-6.14.4/arch/arm/boot/dts/nvidia/ |
D | tegra30-cardhu.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 3 #include <dt-bindings/thermal/thermal.h> 5 #include "tegra30-cpu-opp.dtsi" 6 #include "tegra30-cpu-opp-microvolt.dtsi" 16 * use tegra30-cardhu-a02.dts, Cardhu fab version A04 and later, use 17 * tegra30-cardhu-a04.dts. 20 * The sticker will have number like 600-81291-1000-002 C.3. In this 4th 22 * The (downstream internal) U-Boot of Cardhu display the board-id as 43 stdout-path = "serial0:115200n8"; [all …]
|
D | tegra20-trimslice.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/leds/common.h> 7 #include "tegra20-cpu-opp.dtsi" 20 stdout-path = "serial0:115200n8"; 31 vdd-supply = <&hdmi_vdd_reg>; 32 pll-supply = <&hdmi_pll_reg>; 34 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 35 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) [all …]
|
D | tegra30-asus-transformer-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 #include <dt-bindings/input/gpio-keys.h> 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/thermal/thermal.h> 8 #include "tegra30-cpu-opp.dtsi" 9 #include "tegra30-cpu-opp-microvolt.dtsi" 12 chassis-type = "convertible"; 31 * pre-existing /chosen node to be available to insert the 37 trusted-foundations { 38 compatible = "tlm,trusted-foundations"; [all …]
|
D | tegra20-ventana.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/thermal/thermal.h> 7 #include "tegra20-cpu-opp.dtsi" 8 #include "tegra20-cpu-opp-microvolt.dtsi" 21 stdout-path = "serial0:115200n8"; 40 vdd-supply = <&hdmi_vdd_reg>; 41 pll-supply = <&hdmi_pll_reg>; 43 nvidia,ddc-i2c-bus = <&hdmi_ddc>; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/freescale/ |
D | imx8mm-phycore-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/net/ti-dp83867.h> 11 model = "PHYTEC phyCORE-i.MX8MM"; 12 compatible = "phytec,imx8mm-phycore-som", "fsl,imx8mm"; 24 reg_vdd_3v3_s: regulator-vdd-3v3-s { 25 compatible = "regulator-fixed"; 26 regulator-always-on; 27 regulator-boot-on; 28 regulator-max-microvolt = <3300000>; 29 regulator-min-microvolt = <3300000>; [all …]
|
D | imx8mm-var-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 10 model = "Variscite VAR-SOM-MX8MM module"; 13 stdout-path = &uart4; 21 reg_eth_phy: regulator-eth-phy { 22 compatible = "regulator-fixed"; 23 pinctrl-names = "default"; 24 pinctrl-0 = <&pinctrl_reg_eth_phy>; 25 regulator-name = "eth_phy_pwr"; 26 regulator-min-microvolt = <3300000>; 27 regulator-max-microvolt = <3300000>; [all …]
|
D | imx8mm-venice-gw700x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/leds/common.h> 9 #include <dt-bindings/net/ti-dp83867.h> 22 gpio-keys { 23 compatible = "gpio-keys"; 25 key-user-pb { 31 key-user-pb1x { 34 interrupt-parent = <&gsc>; [all …]
|
/linux-6.14.4/drivers/cpufreq/ |
D | Kconfig.arm | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # ARM CPU Frequency scaling drivers 16 module will be called sun50i-cpufreq-nvmem. 62 protocol for CPU power management. 65 firmware providing the CPU DVFS functionality. 81 Some Broadcom STB SoCs use a co-processor running proprietary firmware 88 tristate "Calxeda Highbank-based" 115 series SoCs, based on cpufreq-dt. 126 tristate "CPU Frequency scaling support for MediaTek SoCs" 146 bool "TI OMAP2+" [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/rockchip/ |
D | rk3568-mecsbc.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 4 #include <dt-bindings/gpio/gpio.h> 5 #include <dt-bindings/leds/common.h> 6 #include <dt-bindings/pinctrl/rockchip.h> 7 #include <dt-bindings/pwm/pwm.h> 20 stdout-path = "serial2:1500000n8"; 23 tas2562-sound { 24 compatible = "simple-audio-card"; 25 simple-audio-card,format = "i2s"; [all …]
|
/linux-6.14.4/arch/arm/boot/dts/ti/davinci/ |
D | da850.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 #include <dt-bindings/interrupt-controller/irq.h> 9 #address-cells = <1>; 10 #size-cells = <1>; 20 #address-cells = <1>; 21 #size-cells = <0>; 23 cpu: cpu@0 { label 24 compatible = "arm,arm926ej-s"; 25 device_type = "cpu"; 28 operating-points-v2 = <&opp_table>; [all …]
|
12