Home
last modified time | relevance | path

Searched +full:nand +full:- +full:ecc +full:- +full:use +full:- +full:strap (Results 1 – 18 of 18) sorted by relevance

/linux-6.14.4/Documentation/devicetree/bindings/mtd/
Dbrcm,brcmnand.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Broadcom STB NAND Controller
10 - Brian Norris <[email protected]>
11 - Kamal Dasu <[email protected]>
12 - William Zhang <[email protected]>
15 The Broadcom Set-Top Box NAND controller supports low-level access to raw NAND
16 flash chips. It has a memory-mapped register interface for both control
27 -- Additional SoC-specific NAND controller properties --
[all …]
/linux-6.14.4/arch/arm/boot/dts/broadcom/
Dbcm963138.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
16 stdout-path = &serial0;
34 brcm,wp-not-connected;
39 nand-on-flash-bbt;
40 brcm,nand-ecc-use-strap;
Dbcm963178.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm96846.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm96756.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm947622.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm963148.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm96878.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm96855.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm6846-genexis-xg6846b.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/leds/common.h>
22 stdout-path = "serial0:115200n8";
31 reserved-memory {
32 #address-cells = <1>;
33 #size-cells = <1>;
36 secondary-boot@0 {
[all …]
/linux-6.14.4/arch/arm64/boot/dts/broadcom/bcmbca/
Dbcm963158.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm96813.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm96856.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm94912.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm96858.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm963146.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
37 brcm,wp-not-connected;
42 nand-on-flash-bbt;
43 brcm,nand-ecc-use-strap;
Dbcm94908.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
19 stdout-path = "serial0:115200n8";
41 nand-on-flash-bbt;
42 brcm,nand-ecc-use-strap;
/linux-6.14.4/drivers/mtd/nand/raw/brcmnand/
Dbrcmnand.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright © 2010-2015 Broadcom Corporation
17 #include <linux/dma-mapping.h>
89 #define FLASH_DMA_MODE_STOP_ON_ERROR BIT(1) /* stop in Uncorr ECC error */
94 /* 512B flash cache in the NAND controller HW */
237 /* List of NAND hosts (one for each chip-select) */
240 /* EDU info, per-transaction */
261 /* in-memory cache of the FLASH_CACHE, used only for some commands */
267 const u8 *cs_offsets; /* within each chip-select */
278 /* for low-power standby/resume only */
[all …]