Home
last modified time | relevance | path

Searched full:let (Results 1 – 25 of 19830) sorted by relevance

12345678910>>...794

/aosp_15_r20/external/capstone/bindings/ocaml/
H A Dsysz_const.ml3 let _SYSZ_CC_INVALID = 0;;
4 let _SYSZ_CC_O = 1;;
5 let _SYSZ_CC_H = 2;;
6 let _SYSZ_CC_NLE = 3;;
7 let _SYSZ_CC_L = 4;;
8 let _SYSZ_CC_NHE = 5;;
9 let _SYSZ_CC_LH = 6;;
10 let _SYSZ_CC_NE = 7;;
11 let _SYSZ_CC_E = 8;;
12 let _SYSZ_CC_NLH = 9;;
[all …]
H A Dx86_const.ml3 let _X86_REG_INVALID = 0;;
4 let _X86_REG_AH = 1;;
5 let _X86_REG_AL = 2;;
6 let _X86_REG_AX = 3;;
7 let _X86_REG_BH = 4;;
8 let _X86_REG_BL = 5;;
9 let _X86_REG_BP = 6;;
10 let _X86_REG_BPL = 7;;
11 let _X86_REG_BX = 8;;
12 let _X86_REG_CH = 9;;
[all …]
H A Dppc_const.ml3 let _PPC_BC_INVALID = 0;;
4 let _PPC_BC_LT = (0 lsl 5) lor 12;;
5 let _PPC_BC_LE = (1 lsl 5) lor 4;;
6 let _PPC_BC_EQ = (2 lsl 5) lor 12;;
7 let _PPC_BC_GE = (0 lsl 5) lor 4;;
8 let _PPC_BC_GT = (1 lsl 5) lor 12;;
9 let _PPC_BC_NE = (2 lsl 5) lor 4;;
10 let _PPC_BC_UN = (3 lsl 5) lor 12;;
11 let _PPC_BC_NU = (3 lsl 5) lor 4;;
12 let _PPC_BC_SO = (4 lsl 5) lor 12;;
[all …]
H A Darm64_const.ml3 let _ARM64_SFT_INVALID = 0;;
4 let _ARM64_SFT_LSL = 1;;
5 let _ARM64_SFT_MSL = 2;;
6 let _ARM64_SFT_LSR = 3;;
7 let _ARM64_SFT_ASR = 4;;
8 let _ARM64_SFT_ROR = 5;;
10 let _ARM64_EXT_INVALID = 0;;
11 let _ARM64_EXT_UXTB = 1;;
12 let _ARM64_EXT_UXTH = 2;;
13 let _ARM64_EXT_UXTW = 3;;
[all …]
H A Darm_const.ml3 let _ARM_SFT_INVALID = 0;;
4 let _ARM_SFT_ASR = 1;;
5 let _ARM_SFT_LSL = 2;;
6 let _ARM_SFT_LSR = 3;;
7 let _ARM_SFT_ROR = 4;;
8 let _ARM_SFT_RRX = 5;;
9 let _ARM_SFT_ASR_REG = 6;;
10 let _ARM_SFT_LSL_REG = 7;;
11 let _ARM_SFT_LSR_REG = 8;;
12 let _ARM_SFT_ROR_REG = 9;;
[all …]
H A Dmips_const.ml3 let _MIPS_OP_INVALID = 0;;
4 let _MIPS_OP_REG = 1;;
5 let _MIPS_OP_IMM = 2;;
6 let _MIPS_OP_MEM = 3;;
8 let _MIPS_REG_INVALID = 0;;
9 let _MIPS_REG_PC = 1;;
10 let _MIPS_REG_0 = 2;;
11 let _MIPS_REG_1 = 3;;
12 let _MIPS_REG_2 = 4;;
13 let _MIPS_REG_3 = 5;;
[all …]
H A Dm68k_const.ml2 let _M68K_OPERAND_COUNT = 4;;
4 let _M68K_REG_INVALID = 0;;
5 let _M68K_REG_D0 = 1;;
6 let _M68K_REG_D1 = 2;;
7 let _M68K_REG_D2 = 3;;
8 let _M68K_REG_D3 = 4;;
9 let _M68K_REG_D4 = 5;;
10 let _M68K_REG_D5 = 6;;
11 let _M68K_REG_D6 = 7;;
12 let _M68K_REG_D7 = 8;;
[all …]
H A Dm680x_const.ml2 let _M680X_OPERAND_COUNT = 9;;
4 let _M680X_REG_INVALID = 0;;
5 let _M680X_REG_A = 1;;
6 let _M680X_REG_B = 2;;
7 let _M680X_REG_E = 3;;
8 let _M680X_REG_F = 4;;
9 let _M680X_REG_0 = 5;;
10 let _M680X_REG_D = 6;;
11 let _M680X_REG_W = 7;;
12 let _M680X_REG_CC = 8;;
[all …]
H A Dsparc_const.ml3 let _SPARC_CC_INVALID = 0;;
4 let _SPARC_CC_ICC_A = 8+256;;
5 let _SPARC_CC_ICC_N = 0+256;;
6 let _SPARC_CC_ICC_NE = 9+256;;
7 let _SPARC_CC_ICC_E = 1+256;;
8 let _SPARC_CC_ICC_G = 10+256;;
9 let _SPARC_CC_ICC_LE = 2+256;;
10 let _SPARC_CC_ICC_GE = 11+256;;
11 let _SPARC_CC_ICC_L = 3+256;;
12 let _SPARC_CC_ICC_GU = 12+256;;
[all …]
H A Dtms320c64x_const.ml3 let _TMS320C64X_OP_INVALID = 0;;
4 let _TMS320C64X_OP_REG = 1;;
5 let _TMS320C64X_OP_IMM = 2;;
6 let _TMS320C64X_OP_MEM = 3;;
7 let _TMS320C64X_OP_REGPAIR = 64;;
9 let _TMS320C64X_MEM_DISP_INVALID = 0;;
10 let _TMS320C64X_MEM_DISP_CONSTANT = 1;;
11 let _TMS320C64X_MEM_DISP_REGISTER = 2;;
13 let _TMS320C64X_MEM_DIR_INVALID = 0;;
14 let _TMS320C64X_MEM_DIR_FW = 1;;
[all …]
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
H A DHexagonDepInstrInfo.td16 let Inst{13-5} = 0b000000100;
17 let Inst{31-21} = 0b10001100100;
18 let hasNewValue = 1;
19 let opNewValue = 0;
20 let prefersSlot3 = 1;
27 let Inst{13-5} = 0b000000110;
28 let Inst{31-21} = 0b10000000100;
29 let prefersSlot3 = 1;
36 let Inst{13-5} = 0b000000101;
37 let Inst{31-21} = 0b10001100100;
[all …]
H A DHexagonDepInstrFormats.td13 let Inst{20-16} = Rs32{4-0};
15 let Inst{4-0} = Rd32{4-0};
17 let Inst{6-5} = Pe4{1-0};
21 let Inst{6-5} = Qs4{1-0};
23 let Inst{20-16} = Rt32{4-0};
25 let Inst{13-13} = Mu2{0-0};
27 let Inst{12-8} = Vv32{4-0};
29 let Inst{4-0} = Vw32{4-0};
33 let Inst{17-16} = Ps4{1-0};
35 let Inst{9-8} = Pt4{1-0};
[all …]
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/
H A DHexagonDepInstrInfo.td16 let Inst{13-5} = 0b000000100;
17 let Inst{31-21} = 0b10001100100;
18 let hasNewValue = 1;
19 let opNewValue = 0;
20 let prefersSlot3 = 1;
27 let Inst{13-5} = 0b000000110;
28 let Inst{31-21} = 0b10000000100;
29 let prefersSlot3 = 1;
36 let Inst{13-5} = 0b000000101;
37 let Inst{31-21} = 0b10001100100;
[all …]
H A DHexagonDepInstrFormats.td13 let Inst{12-8} = Vu32{4-0};
15 let Inst{20-16} = Rt32{4-0};
17 let Inst{4-0} = Vdd32{4-0};
21 let Inst{11-5} = Ii{6-0};
23 let Inst{20-16} = Rs32{4-0};
25 let Inst{1-0} = Pd4{1-0};
29 let Inst{20-16} = Rss32{4-0};
31 let Inst{12-8} = Rt32{4-0};
33 let Inst{1-0} = Pd4{1-0};
37 let Inst{21-20} = Ii{10-9};
[all …]
/aosp_15_r20/external/clang/include/clang/Basic/
H A DAttr.td53 let Category = DocCatUndocumented;
215 let KnownToGCC = 1;
261 let OSes = ["Win32"];
264 let CXXABIs = ["Microsoft"];
315 let ASTNode = 0;
350 let Subjects = SubjectList<[ParmVar]>;
355 let Ignored = 1;
356 let ASTNode = 0;
357 let SemaHandler = 0;
358 let Documentation = [Undocumented];
[all …]
/aosp_15_r20/prebuilts/rust/linux-x86/1.80.1/lib/rustlib/src/rust/library/stdarch/crates/core_arch/src/x86_64/
H A Davx512f.rs62 let b = b as f32; in _mm_cvti64_ss()
74 let b = b as f64; in _mm_cvti64_sd()
86 let b = b as f32; in _mm_cvtu64_ss()
98 let b = b as f64; in _mm_cvtu64_sd()
162 let a = a.as_f64x2(); in _mm_cvt_roundi64_sd()
163 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundi64_sd()
183 let a = a.as_f64x2(); in _mm_cvt_roundsi64_sd()
184 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundsi64_sd()
204 let a = a.as_f32x4(); in _mm_cvt_roundi64_ss()
205 let r = vcvtsi2ss64(a, b, ROUNDING); in _mm_cvt_roundi64_ss()
[all …]
/aosp_15_r20/prebuilts/rust/linux-x86/1.81.0/lib/rustlib/src/rust/library/stdarch/crates/core_arch/src/x86_64/
H A Davx512f.rs62 let b = b as f32; in _mm_cvti64_ss()
74 let b = b as f64; in _mm_cvti64_sd()
86 let b = b as f32; in _mm_cvtu64_ss()
98 let b = b as f64; in _mm_cvtu64_sd()
162 let a = a.as_f64x2(); in _mm_cvt_roundi64_sd()
163 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundi64_sd()
183 let a = a.as_f64x2(); in _mm_cvt_roundsi64_sd()
184 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundsi64_sd()
204 let a = a.as_f32x4(); in _mm_cvt_roundi64_ss()
205 let r = vcvtsi2ss64(a, b, ROUNDING); in _mm_cvt_roundi64_ss()
[all …]
/aosp_15_r20/prebuilts/rust/linux-x86/1.81.0.u1/lib/rustlib/src/rust/library/stdarch/crates/core_arch/src/x86_64/
H A Davx512f.rs62 let b = b as f32; in _mm_cvti64_ss()
74 let b = b as f64; in _mm_cvti64_sd()
86 let b = b as f32; in _mm_cvtu64_ss()
98 let b = b as f64; in _mm_cvtu64_sd()
162 let a = a.as_f64x2(); in _mm_cvt_roundi64_sd()
163 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundi64_sd()
183 let a = a.as_f64x2(); in _mm_cvt_roundsi64_sd()
184 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundsi64_sd()
204 let a = a.as_f32x4(); in _mm_cvt_roundi64_ss()
205 let r = vcvtsi2ss64(a, b, ROUNDING); in _mm_cvt_roundi64_ss()
[all …]
/aosp_15_r20/prebuilts/rust/linux-musl-x86/1.81.0/lib/rustlib/src/rust/library/stdarch/crates/core_arch/src/x86_64/
H A Davx512f.rs62 let b = b as f32; in _mm_cvti64_ss()
74 let b = b as f64; in _mm_cvti64_sd()
86 let b = b as f32; in _mm_cvtu64_ss()
98 let b = b as f64; in _mm_cvtu64_sd()
162 let a = a.as_f64x2(); in _mm_cvt_roundi64_sd()
163 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundi64_sd()
183 let a = a.as_f64x2(); in _mm_cvt_roundsi64_sd()
184 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundsi64_sd()
204 let a = a.as_f32x4(); in _mm_cvt_roundi64_ss()
205 let r = vcvtsi2ss64(a, b, ROUNDING); in _mm_cvt_roundi64_ss()
[all …]
/aosp_15_r20/prebuilts/rust/linux-musl-x86/1.80.1/lib/rustlib/src/rust/library/stdarch/crates/core_arch/src/x86_64/
H A Davx512f.rs62 let b = b as f32; in _mm_cvti64_ss()
74 let b = b as f64; in _mm_cvti64_sd()
86 let b = b as f32; in _mm_cvtu64_ss()
98 let b = b as f64; in _mm_cvtu64_sd()
162 let a = a.as_f64x2(); in _mm_cvt_roundi64_sd()
163 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundi64_sd()
183 let a = a.as_f64x2(); in _mm_cvt_roundsi64_sd()
184 let r = vcvtsi2sd64(a, b, ROUNDING); in _mm_cvt_roundsi64_sd()
204 let a = a.as_f32x4(); in _mm_cvt_roundi64_ss()
205 let r = vcvtsi2ss64(a, b, ROUNDING); in _mm_cvt_roundi64_ss()
[all …]
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r522817/include/llvm/Target/
DGenericOpcodes.td19 let isPreISelOpcode = true;
32 let OutOperandList = baseInst.OutOperandList;
33 let InOperandList = baseInst.InOperandList;
34 let isCommutable = baseInst.isCommutable;
38 let hasSideEffects = true;
39 let mayRaiseFPException = true;
45 let OutOperandList = (outs type0:$dst);
46 let InOperandList = (ins type1:$src);
47 let hasSideEffects = false;
53 let OutOperandList = (outs type0:$dst);
[all …]
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r536225/include/llvm/Target/
DGenericOpcodes.td19 let isPreISelOpcode = true;
32 let OutOperandList = baseInst.OutOperandList;
33 let InOperandList = baseInst.InOperandList;
34 let isCommutable = baseInst.isCommutable;
38 let hasSideEffects = true;
39 let mayRaiseFPException = true;
45 let OutOperandList = (outs type0:$dst);
46 let InOperandList = (ins type1:$src);
47 let hasSideEffects = false;
53 let OutOperandList = (outs type0:$dst);
[all …]
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r530567b/include/llvm/Target/
DGenericOpcodes.td19 let isPreISelOpcode = true;
32 let OutOperandList = baseInst.OutOperandList;
33 let InOperandList = baseInst.InOperandList;
34 let isCommutable = baseInst.isCommutable;
38 let hasSideEffects = true;
39 let mayRaiseFPException = true;
45 let OutOperandList = (outs type0:$dst);
46 let InOperandList = (ins type1:$src);
47 let hasSideEffects = false;
53 let OutOperandList = (outs type0:$dst);
[all …]
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r530567/include/llvm/Target/
DGenericOpcodes.td19 let isPreISelOpcode = true;
32 let OutOperandList = baseInst.OutOperandList;
33 let InOperandList = baseInst.InOperandList;
34 let isCommutable = baseInst.isCommutable;
38 let hasSideEffects = true;
39 let mayRaiseFPException = true;
45 let OutOperandList = (outs type0:$dst);
46 let InOperandList = (ins type1:$src);
47 let hasSideEffects = false;
53 let OutOperandList = (outs type0:$dst);
[all …]
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/Target/
H A DGenericOpcodes.td19 let isPreISelOpcode = true;
28 let OutOperandList = baseInst.OutOperandList;
29 let InOperandList = baseInst.InOperandList;
30 let isCommutable = baseInst.isCommutable;
34 let hasSideEffects = true;
35 let mayRaiseFPException = true;
41 let OutOperandList = (outs type0:$dst);
42 let InOperandList = (ins type1:$src);
43 let hasSideEffects = false;
49 let OutOperandList = (outs type0:$dst);
[all …]

12345678910>>...794