Home
last modified time | relevance | path

Searched +full:gpio1 +full:- +full:cfg (Results 1 – 25 of 82) sorted by relevance

1234

/linux-6.14.4/Documentation/devicetree/bindings/pinctrl/
Dsemtech,sx1501q.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Neil Armstrong <[email protected]>
16 - semtech,sx1501q
17 - semtech,sx1502q
18 - semtech,sx1503q
19 - semtech,sx1504q
20 - semtech,sx1505q
21 - semtech,sx1506q
[all …]
Dnuvoton,wpcm450-pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/nuvoton,wpcm450-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jonathan Neuschäfer <[email protected]>
14 const: nuvoton,wpcm450-pinctrl
19 '#address-cells':
22 '#size-cells':
31 "^gpio@[0-7]$":
44 gpio-controller: true
[all …]
/linux-6.14.4/drivers/regulator/
Dlp8788-buck.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * TI LP8788 MFD - buck regulator driver
92 struct gpio_desc *gpio1; member
104 struct lp8788_buck1_dvs *dvs = (struct lp8788_buck1_dvs *)buck->dvs; in lp8788_buck1_set_dvs()
110 pinstate = dvs->vsel == DVS_SEL_V0 ? DVS_LOW : DVS_HIGH; in lp8788_buck1_set_dvs()
111 gpiod_set_value(buck->gpio1, pinstate); in lp8788_buck1_set_dvs()
116 struct lp8788_buck2_dvs *dvs = (struct lp8788_buck2_dvs *)buck->dvs; in lp8788_buck2_set_dvs()
122 switch (dvs->vsel) { in lp8788_buck2_set_dvs()
143 gpiod_set_value(buck->gpio1, pin1); in lp8788_buck2_set_dvs()
144 gpiod_set_value(buck->gpio2, pin2); in lp8788_buck2_set_dvs()
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/net/can/
Dti,tcan4x5x.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marc Kleine-Budde <[email protected]>
15 - items:
16 - enum:
17 - ti,tcan4552
18 - ti,tcan4553
19 - const: ti,tcan4x5x
20 - const: ti,tcan4x5x
[all …]
/linux-6.14.4/sound/pci/hda/
Dcs35l41_hda_property.c1 // SPDX-License-Identifier: GPL-2.0
25 int reset_gpio_index; /* -1 if no reset gpio */
26 int spkid_gpio_index; /* -1 if no spkid gpio */
27 int cs_gpio_index; /* -1 if no cs gpio, or cs-gpios already exists, max num amps == 2 */
36 { "10280BEB", 2, EXTERNAL, { CS35L41_LEFT, CS35L41_RIGHT, 0, 0 }, 1, -1, 0, 0, 0, 0 },
37 …{ "10280C4D", 4, INTERNAL, { CS35L41_LEFT, CS35L41_RIGHT, CS35L41_LEFT, CS35L41_RIGHT }, 0, 1, -1,…
41 * Since this laptop has valid ACPI, we do not need to handle cs-gpios, since that already exists
44 { "103C89C6", 2, INTERNAL, { CS35L41_RIGHT, CS35L41_LEFT, 0, 0 }, -1, -1, -1, 1000, 4500, 24 },
45 { "103C8A28", 2, INTERNAL, { CS35L41_LEFT, CS35L41_RIGHT, 0, 0 }, 0, 1, -1, 1000, 4100, 24 },
46 { "103C8A29", 2, INTERNAL, { CS35L41_LEFT, CS35L41_RIGHT, 0, 0 }, 0, 1, -1, 1000, 4100, 24 },
[all …]
Dpatch_cirrus.c1 // SPDX-License-Identifier: GPL-2.0-or-later
66 /* Vendor-specific processing widget */
79 * 1 = digital immediate, analog zero-cross
80 * 2 = digtail & analog soft-ramp
81 * 3 = digital soft-ramp, analog zero-cross
85 #define CS_COEF_ADC_LI_SZC_MODE (3 << 0) /* SZC setup for line-in */
86 /* PGA mode: 0 = differential, 1 = signle-ended */
88 #define CS_COEF_ADC_LI_PGA_MODE (1 << 6) /* PGA setup for line-in */
92 * 1 = zero-cross
93 * 2 = soft-ramp
[all …]
/linux-6.14.4/arch/riscv/boot/dts/sophgo/
Dsg2002-licheerv-nano-b.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 /dts-v1/;
12 compatible = "sipeed,licheerv-nano-b", "sipeed,licheerv-nano", "sophgo,sg2002";
16 gpio1 = &gpio1;
27 stdout-path = "serial0:115200n8";
32 clock-frequency = <25000000>;
36 uart0_cfg: uart0-cfg {
37 uart0-pins {
40 bias-pull-up;
41 drive-strength-microamp = <10800>;
[all …]
/linux-6.14.4/arch/arm/boot/dts/nxp/imx/
Dimx6ull-dhcom-drc02.dts1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
6 * DHCM-iMX6ULL-C080-R051-F0409-SPI-E2-CAN2-SD-RTC-ADC-I-01D2
7 * DHCOR PCB number: 578-200 or newer
8 * DHCOM PCB number: 579-200 or newer
9 * DRC02 PCB number: 568-100 or newer (2nd ethernet by SoM)
11 /dts-v1/;
13 #include "imx6ull-dhcom-som.dtsi"
14 #include "imx6ull-dhcom-som-cfg-sdcard.dtsi"
18 compatible = "dh,imx6ull-dhcom-drc02", "dh,imx6ull-dhcom-som",
19 "dh,imx6ull-dhcor-som", "fsl,imx6ull";
[all …]
Dimx6-logicpd-baseboard.dtsi1 // SPDX-License-Identifier: GPL-2.0
7 compatible = "gpio-keys";
9 button-0 {
13 debounce-interval = <10>;
14 wakeup-source;
17 button-1 {
21 debounce-interval = <10>;
22 wakeup-source;
25 button-2 {
29 debounce-interval = <10>;
[all …]
Dimx7d-sdb.dts1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 /dts-v1/;
11 compatible = "fsl,imx7d-sdb", "fsl,imx7d";
19 stdout-path = &uart1;
27 gpio-keys {
28 compatible = "gpio-keys";
29 pinctrl-names = "default";
30 pinctrl-0 = <&pinctrl_gpio_keys>;
32 key-volume-up {
36 wakeup-source;
[all …]
Dimx6ul-14x14-evk.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 #include <dt-bindings/media/video-interfaces.h>
9 stdout-path = &uart1;
17 backlight_display: backlight-display {
18 compatible = "pwm-backlight";
20 brightness-levels = <0 4 8 16 32 64 128 255>;
21 default-brightness-level = <6>;
26 reg_sd1_vmmc: regulator-sd1-vmmc {
27 compatible = "regulator-fixed";
28 regulator-name = "VSD_3V3";
[all …]
Dimx6qdl-sabresd.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/clock/imx6qdl-clock.h>
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/input/input.h>
12 stdout-path = &uart1;
20 reg_usb_otg_vbus: regulator-usb-otg-vbus {
21 compatible = "regulator-fixed";
22 regulator-name = "usb_otg_vbus";
23 regulator-min-microvolt = <5000000>;
24 regulator-max-microvolt = <5000000>;
[all …]
/linux-6.14.4/include/dt-bindings/sound/
Dcs35l45.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * cs35l45.h -- CS35L45 ALSA SoC audio driver DT bindings header
12 * cirrus,asp-sdout-hiz-ctrl
14 * TX_HIZ_UNUSED: TX pin high-impedance during unused slots.
15 * TX_HIZ_DISABLED: TX pin high-impedance when all channels disabled.
21 * Optional GPIOX Sub-nodes:
22 * The cs35l45 node can have up to three "cirrus,gpio-ctrlX" ('X' = [1,2,3])
23 * sub-nodes for configuring the GPIO pins.
25 * - gpio-dir : GPIO pin direction. Valid only when 'gpio-ctrl'
30 * - gpio-lvl : GPIO level. Valid only when 'gpio-ctrl' is 1 and 'gpio-dir' is 0.
[all …]
/linux-6.14.4/arch/arm64/boot/dts/freescale/
Dmba8mx.dtsi1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
3 * Copyright 2020-2021 TQ-Systems GmbH
6 #include <dt-bindings/net/ti-dp83867.h>
8 /* TQ-Systems GmbH MBa8Mx baseboard */
12 compatible = "pwm-backlight";
14 brightness-levels = <0 4 8 16 32 64 128 255>;
15 default-brightness-level = <7>;
16 power-supply = <&reg_12v>;
17 enable-gpios = <&expander2 2 GPIO_ACTIVE_HIGH>;
22 compatible = "pwm-beeper";
[all …]
Dimx8mq-librem5.dtsi1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2018-2020 Purism SPC
6 /dts-v1/;
8 #include "dt-bindings/input/input.h"
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/leds/common.h>
11 #include "dt-bindings/pwm/pwm.h"
12 #include "dt-bindings/usb/pd.h"
18 chassis-type = "handset";
20 backlight_dsi: backlight-dsi {
[all …]
Dimx8mp-aristainetos3a-som-v1.dtsi1 // SPDX-License-Identifier: GPL-2.0
6 #include <dt-bindings/leds/common.h>
7 #include <dt-bindings/net/ti-dp83867.h>
8 #include <dt-bindings/phy/phy-imx8-pcie.h>
9 #include <dt-bindings/pwm/pwm.h>
13 model = "ADLINK LEC-iMX8MP-Q-N-4G-32G";
14 compatible = "abb,imx8mp-aristanetos3-som", "fsl,imx8mp";
25 stdout-path = &uart2;
29 compatible = "usb-c-connector";
30 label = "USB-C";
[all …]
Dimx8mn-beacon-baseboard.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 dmic_codec: dmic-codec {
8 compatible = "dmic-codec";
9 num-channels = <1>;
10 #sound-dai-cells = <0>;
14 compatible = "gpio-leds";
16 led-0 {
19 default-state = "off";
22 led-1 {
25 default-state = "off";
[all …]
Dimx8mm-beacon-baseboard.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 #include <dt-bindings/phy/phy-imx8-pcie.h>
10 dmic_codec: dmic-codec {
11 compatible = "dmic-codec";
12 num-channels = <1>;
13 #sound-dai-cells = <0>;
17 compatible = "gpio-leds";
22 default-state = "off";
28 default-state = "off";
34 default-state = "off";
[all …]
Dimx8mp-evk.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include <dt-bindings/phy/phy-imx8-pcie.h>
13 compatible = "fsl,imx8mp-evk", "fsl,imx8mp";
16 stdout-path = &uart2;
19 backlight_lvds: backlight-lvds {
20 compatible = "pwm-backlight";
22 brightness-levels = <0 100>;
23 num-interpolated-steps = <100>;
24 default-brightness-level = <100>;
[all …]
/linux-6.14.4/arch/arm/boot/dts/nxp/mxs/
Dimx28.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 #include <dt-bindings/gpio/gpio.h>
6 #include "imx28-pinfunc.h"
9 #address-cells = <1>;
10 #size-cells = <1>;
12 interrupt-parent = <&icoll>;
15 * pre-existing /chosen node to be available to insert the
24 gpio1 = &gpio1;
42 #address-cells = <1>;
43 #size-cells = <0>;
[all …]
Dimx23.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 #include "imx23-pinfunc.h"
8 #address-cells = <1>;
9 #size-cells = <1>;
11 interrupt-parent = <&icoll>;
14 * pre-existing /chosen node to be available to insert the
21 gpio1 = &gpio1;
31 #address-cells = <1>;
32 #size-cells = <0>;
35 compatible = "arm,arm926ej-s";
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/sound/
Dcirrus,cs35l45.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ricardo Rivera-Matos <[email protected]>
11 - Richard Fitzgerald <[email protected]>
18 - $ref: dai-common.yaml#
23 - cirrus,cs35l45
31 '#sound-dai-cells':
34 reset-gpios:
37 vdd-a-supply:
[all …]
/linux-6.14.4/drivers/iio/adc/
Dmax11410.c1 // SPDX-License-Identifier: GPL-2.0-only
175 /* This driver only needs to write 8-bit registers */ in max11410_write_reg()
177 return -EINVAL; in max11410_write_reg()
179 return regmap_write(st->regmap, reg, val); in max11410_write_reg()
188 ret = regmap_bulk_read(st->regmap, reg, &st->scan.data, 3); in max11410_read_reg()
192 *val = get_unaligned_be24(&st->scan.data); in max11410_read_reg()
196 return regmap_read(st->regmap, reg, val); in max11410_read_reg()
204 return st->avdd; in max11410_get_vrefp()
206 return st->vrefp[refsel]; in max11410_get_vrefp()
215 return st->vrefn[refsel]; in max11410_get_vrefn()
[all …]
/linux-6.14.4/drivers/pinctrl/
Dpinctrl-rockchip.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (c) 2020-2024 Rockchip Electronics Co., Ltd.
8 * With some ideas taken from pinctrl-samsung:
14 * and pinctrl-at91:
15 * Copyright (C) 2011-2012 Jean-Christophe PLAGNIOL-VILLARD <[email protected]>
30 #include <linux/pinctrl/pinconf-generic.h>
37 #include <dt-bindings/pinctrl/rockchip.h>
41 #include "pinctrl-rockchip.h"
67 { .offset = -1 }, \
68 { .offset = -1 }, \
[all …]
/linux-6.14.4/sound/soc/codecs/
Dtlv320adc3xxx.c1 // SPDX-License-Identifier: GPL-2.0-only
8 // Copyright (C) 2014-2018, Ambarella, Inc.
15 #include <dt-bindings/sound/tlv320adc3xxx.h>
33 #include <sound/soc-dapm.h>
59 * Setting the clock source using simple-card (clocks or
60 * system-clock-frequency property) sets clk_id = 0 = ADC3XXX_PLL_AUTO.
78 /* 2-3 Reserved */
86 /* 9-17 Reserved */
93 /* 23-24 Reserved */
109 /* 39-41 Reserved */
[all …]

1234