Searched +full:elo +full:- +full:dma +full:- +full:channel (Results 1 – 18 of 18) sorted by relevance
/linux-6.14.4/Documentation/devicetree/bindings/powerpc/fsl/ |
D | dma.txt | 1 * Freescale DMA Controllers 3 ** Freescale Elo DMA Controller 4 This is a little-endian 4-channel DMA controller, used in Freescale mpc83xx 9 - compatible : must include "fsl,elo-dma" 10 - reg : DMA General Status Register, i.e. DGSR which contains 11 status for all the 4 DMA channels 12 - ranges : describes the mapping between the address space of the 13 DMA channels and the address space of the DMA controller 14 - cell-index : controller index. 0 for controller @ 0x8100 15 - interrupts : interrupt specifier for DMA IRQ [all …]
|
/linux-6.14.4/arch/powerpc/boot/dts/ |
D | mpc8349emitxgp.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * MPC8349E-mITX-GP Device Tree Source 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 24 #address-cells = <1>; 25 #size-cells = <0>; 30 d-cache-line-size = <32>; 31 i-cache-line-size = <32>; 32 d-cache-size = <32768>; [all …]
|
D | asp834x-redboot.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 compatible = "analogue-and-micro,asp8347e"; 13 #address-cells = <1>; 14 #size-cells = <1>; 24 #address-cells = <1>; 25 #size-cells = <0>; 30 d-cache-line-size = <32>; 31 i-cache-line-size = <32>; 32 d-cache-size = <32768>; [all …]
|
D | mpc8349emitx.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * MPC8349E-mITX Device Tree Source 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; [all …]
|
D | mpc8313erdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 25 #address-cells = <1>; 26 #size-cells = <0>; 31 d-cache-line-size = <32>; 32 i-cache-line-size = <32>; 33 d-cache-size = <16384>; 34 i-cache-size = <16384>; [all …]
|
D | mpc832x_rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 25 #address-cells = <1>; 26 #size-cells = <0>; 31 d-cache-line-size = <0x20>; // 32 bytes 32 i-cache-line-size = <0x20>; // 32 bytes 33 d-cache-size = <16384>; // L1, 16K 34 i-cache-size = <16384>; // L1, 16K [all …]
|
D | mpc836x_rdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 * Copyright 2007-2008 MontaVista Software, Inc. 11 /dts-v1/; 14 #address-cells = <1>; 15 #size-cells = <1>; 31 #address-cells = <1>; 32 #size-cells = <0>; 37 d-cache-line-size = <32>; 38 i-cache-line-size = <32>; 39 d-cache-size = <32768>; [all …]
|
D | mpc8377_wlan.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Copyright 2007-2009 Freescale Semiconductor Inc. 9 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 27 #address-cells = <1>; 28 #size-cells = <0>; 33 d-cache-line-size = <32>; 34 i-cache-line-size = <32>; 35 d-cache-size = <32768>; [all …]
|
D | mpc8379_rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 #address-cells = <1>; 13 #size-cells = <1>; 24 #address-cells = <1>; 25 #size-cells = <0>; 30 d-cache-line-size = <32>; 31 i-cache-line-size = <32>; 32 d-cache-size = <32768>; 33 i-cache-size = <32768>; [all …]
|
D | mpc8377_rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 #address-cells = <1>; 13 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; 35 i-cache-size = <32768>; [all …]
|
D | mpc8378_rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 #address-cells = <1>; 13 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; 35 i-cache-size = <32768>; [all …]
|
D | mpc8315erdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 #address-cells = <1>; 13 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <16384>; 35 i-cache-size = <16384>; [all …]
|
D | kmeter1.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * 2008-2011 DENX Software Engineering GmbH 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 28 #address-cells = <1>; 29 #size-cells = <0>; 34 d-cache-line-size = <32>; // 32 bytes 35 i-cache-line-size = <32>; // 32 bytes 36 d-cache-size = <32768>; // L1, 32K [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/sound/ |
D | fsl,ssi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shengjiu Wang <[email protected]> 13 Notes on fsl,playback-dma and fsl,capture-dma 14 On SOCs that have an SSI, specific DMA channels are hard-wired for playback 15 and capture. On the MPC8610, for example, SSI1 must use DMA channel 0 for 16 playback and DMA channel 1 for capture. SSI2 must use DMA channel 2 for 17 playback and DMA channel 3 for capture. The developer can choose which 18 DMA controller to use, but the channels themselves are hard-wired. The [all …]
|
/linux-6.14.4/drivers/dma/ |
D | fsldma.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Freescale MPC85xx, MPC83xx DMA Engine support 5 * Copyright (C) 2007-2010 Freescale Semiconductor, Inc. All rights reserved. 12 * DMA engine driver for Freescale MPC8540 DMA controller, which is 14 * The support for MPC8349 DMA controller is also added. 16 * This driver instructs the DMA controller to issue the PCI Read Multiple 18 * command. Please be aware that this setting may result in read pre-fetching 29 #include <linux/dma-mapping.h> 40 dev_dbg(chan->dev, "%s: " fmt, chan->name, ##arg) 42 dev_err(chan->dev, "%s: " fmt, chan->name, ##arg) [all …]
|
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # DMA engine configuration 7 bool "DMA Engine support" 10 DMA engines can do asynchronous data transfers without 14 DMA Device drivers supported by the configured arch, it may 18 bool "DMA Engine debugging" 22 say N here. This enables DMA engine core and driver debugging. 25 bool "DMA Engine verbose debugging" 30 the DMA engine core and drivers. 35 comment "DMA Devices" [all …]
|
/linux-6.14.4/sound/soc/fsl/ |
D | fsl_dma.c | 1 // SPDX-License-Identifier: GPL-2.0 3 // Freescale DMA ALSA SoC PCM driver 7 // Copyright 2007-2010 Freescale Semiconductor, Inc. 9 // This driver implements ASoC support for the Elo DMA controller, which is 10 // the DMA controller on Freescale 83xx, 85xx, and 86xx SOCs. In ALSA terms, 11 // the PCM driver is what handles the DMA buffer. 16 #include <linux/dma-mapping.h> 39 * The formats that the DMA controller supports, which is anything 61 struct ccsr_dma_channel __iomem *channel; member 67 * The number of DMA links to use. Two is the bare minimum, but if you [all …]
|
/linux-6.14.4/drivers/pci/ |
D | pci.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright 1993 -- 1997 Drew Eckhardt, Frederic Potter, 6 * David Mosberger-Tang 8 * Copyright 1997 -- 2000 Martin Mares <[email protected]> 30 #include <asm/dma.h> 82 unsigned int delay_ms = max(dev->d3hot_delay, pci_pm_d3hot_delay); in pci_dev_d3_sleep() 95 return dev->reset_methods[0] != 0; in pci_reset_supported() 114 * pci=hpmmiosize=nnM overrides non-prefetchable MMIO size, 125 /* PCIe MPS/MRRS strategy; can be overridden by kernel command-line param */ 142 * measured in 32-bit words, not bytes. [all …]
|