Home
last modified time | relevance | path

Searched full:disable (Results 1 – 25 of 17799) sorted by relevance

12345678910>>...712

/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/geminilake/2.2.3.1/
H A DFspsUpd.h46 Number of active cores. 0:Disable(Default), 1:Enable.
50 /** Offset 0x0021 - Disable Core1
51 Disable/Enable Core1. 0:Disable, 1:Enable(Default).
56 /** Offset 0x0022 - Disable Core2
57 Disable/Enable Core2. 0:Disable, 1:Enable(Default).
62 /** Offset 0x0023 - Disable Core3
63 Disable/Enable Core3. 0:Disable, 1:Enable(Default).
69 Enable or Disable VMX. 0:Disable, 1:Enable(Default).
80 Enable or Disable Processor Trace feature. 0:Disable(Default), 1:Enable.
86 Enable or Disable Intel SpeedStep Technology. 0:Disable, 1:Enable(Default).
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/geminilake/2.2.0.0/
H A DFspsUpd.h46 Number of active cores. 0:Disable(Default), 1:Enable.
50 /** Offset 0x0021 - Disable Core1
51 Disable/Enable Core1. 0:Disable, 1:Enable(Default).
56 /** Offset 0x0022 - Disable Core2
57 Disable/Enable Core2. 0:Disable, 1:Enable(Default).
62 /** Offset 0x0023 - Disable Core3
63 Disable/Enable Core3. 0:Disable, 1:Enable(Default).
69 Enable or Disable VMX. 0:Disable, 1:Enable(Default).
80 Enable or Disable Processor Trace feature. 0:Disable(Default), 1:Enable.
86 Enable or Disable Intel SpeedStep Technology. 0:Disable, 1:Enable(Default).
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/graniterapids/sp/
H A DFspmUpd.h78 Determine if to enable PCIe P2P Performance Mode - <b>0: Disable(Default)</b>, 1: Enable.
79 0:Disable, 1:Enable
84 UPI Debug Print Level Bitmask - 0: Disable, 1: Fatal, 2: Warning, 4: Summary, 8:
91 NumaEn - <b>1: Enable Numa(Default)</b>, 0: Disable Numa.
92 0:Disable, 1:Enable
97 Enable or Disable SNC - 0: Disable, 2: Snc2, 4: Snc4, <b>0x0F: Auto(Default)</b>.
98 0: Disable, 2: Snc2, 4: Snc4, 0x0F: Auto
103 Set UMA Clusters - 0: Disable, 2: Two Clusters, <b>4: Four Clusters(Default)</b>.
104 0:Disable, 2:Two Clusters, 4:Four Clusters
109 IODC Mode - 0: Disable, <b>1: Auto(Default)</b>, 2: Push, 3: AllocFlow, 4: NonAlloc,
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/sapphirerapids_sp/
H A DFspmUpd.h79 Determine if to enable PCIe P2P Performance Mode - <b>0: Disable(Default)</b>, 1: Enable.
80 0:Disable, 1:Enable
85 UPI Debug Print Level Bitmask - 0: Disable, 1: Fatal, 2: Warning, 4: Summary, 8:
92 NumaEn - <b>1: Enable Numa(Default)</b>, 0: Disable Numa.
93 0:Disable, 1:Enable
98 Enable or Disable SNC - 0: Disable, 2: Snc2, 4: Snc4, <b>0x0F: Auto(Default)</b>.
99 0: Disable, 2: Snc2, 4: Snc4, 0x0F: Auto
104 Set UMA Clusters - 0: Disable, 2: Two Clusters, <b>4: Four Clusters(Default)</b>.
105 0:Disable, 2:Two Clusters, 4:Four Clusters
110 IODC Mode - 0: Disable, <b>1: Auto(Default)</b>, 2: Push, 3: AllocFlow, 4: NonAlloc,
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/graniterapids/ap/
H A DFspmUpd.h78 Determine if to enable PCIe P2P Performance Mode - <b>0: Disable(Default)</b>, 1: Enable.
79 0:Disable, 1:Enable
84 UPI Debug Print Level Bitmask - 0: Disable, 1: Fatal, 2: Warning, 4: Summary, 8:
91 NumaEn - <b>1: Enable Numa(Default)</b>, 0: Disable Numa.
92 0:Disable, 1:Enable
97 Enable or Disable SNC - 0: Disable, 2: Snc2, 4: Snc4, <b>0x0F: Auto(Default)</b>.
98 0: Disable, 2: Snc2, 4: Snc4, 0x0F: Auto
103 Set UMA Clusters - 0: Disable, 2: Two Clusters, <b>4: Four Clusters(Default)</b>.
104 0:Disable, 2:Two Clusters, 4:Four Clusters
109 IODC Mode - 0: Disable, <b>1: Auto(Default)</b>, 2: Push, 3: AllocFlow, 4: NonAlloc,
[all …]
/aosp_15_r20/external/angle/build/toolchain/
H A Dclang_code_coverage_wrapper.py80 …tion_allocator/src/partition_alloc/address_pool_manager_bitmap.cc', #pylint: disable=line-too-long
81 …r/partition_allocator/src/partition_alloc/address_pool_manager.cc', #pylint: disable=line-too-long
82 …on_allocator/src/partition_alloc/address_pool_manager_unittest.cc', #pylint: disable=line-too-long
83 …tion_allocator/src/partition_alloc/address_space_randomization.cc', #pylint: disable=line-too-long
84 …cator/src/partition_alloc/address_space_randomization_unittest.cc', #pylint: disable=line-too-long
85 …cator/partition_allocator/src/partition_alloc/allocation_guard.cc', #pylint: disable=line-too-long
86 …tor/partition_allocator/src/partition_alloc/compressed_pointer.cc', #pylint: disable=line-too-long
87 …tion_allocator/src/partition_alloc/compressed_pointer_unittest.cc', #pylint: disable=line-too-long
88 …artition_allocator/src/partition_alloc/dangling_raw_ptr_checks.cc', #pylint: disable=line-too-long
89 …allocator/partition_allocator/src/partition_alloc/extended_api.cc', #pylint: disable=line-too-long
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/twinlake/
H A DFspmUpd.h70 Enable/disable above 4GB MMIO resource support
75 /** Offset 0x004B - Enable/Disable CrashLog Device 10
76 Enable(Default): Enable CPU CrashLog Device 10, Disable: Disable CPU CrashLog
264 Enable/Disable Ibecc
292 Enables/Disable the MRC fast path thru the MRC
334 Enable/disable SMBus controller.
385 if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.
386 0: Disable, 1: Target Debugger Mode, 2: Host Debugger Mode
415 0=Disable/Clear, 1=Enable/Set
421 0=Disable/Clear, 1=Enable/Set
[all …]
H A DFspsUpd.h115 Enable/disable Device 4
121 Enable/disable to show SPI controller.
141 Enable/Disable Turbo mode. 0: disable, 1: enable
147 Enable/disable SATA Aggressive Link Power Management.
153 Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1,
159 Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each
169 Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for
175 Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for
181 Enable/disable to xDCI controller.
223 /** Offset 0x00C0 - Enable/Disable Tco IRQ
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/alderlake/
H A DFspmUpd.h70 Enable/disable above 4GB MMIO resource support
75 /** Offset 0x004B - Enable/Disable CrashLog Device 10
76 Enable(Default): Enable CPU CrashLog Device 10, Disable: Disable CPU CrashLog
264 Enable/Disable Ibecc
292 Enables/Disable the MRC fast path thru the MRC
334 Enable/disable SMBus controller.
385 if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.
386 0: Disable, 1: Target Debugger Mode, 2: Host Debugger Mode
415 0=Disable/Clear, 1=Enable/Set
421 0=Disable/Clear, 1=Enable/Set
[all …]
H A DFspsUpd.h115 Enable/disable Device 4
121 Enable/disable to show SPI controller.
141 Enable/Disable Turbo mode. 0: disable, 1: enable
147 Enable/disable SATA Aggressive Link Power Management.
153 Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1,
159 Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each
169 Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for
175 Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for
181 Enable/disable to xDCI controller.
223 /** Offset 0x00C0 - Enable/Disable Tco IRQ
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/alderlake_n/
H A DFspmUpd.h70 Enable/disable above 4GB MMIO resource support
75 /** Offset 0x004B - Enable/Disable CrashLog Device 10
76 Enable(Default): Enable CPU CrashLog Device 10, Disable: Disable CPU CrashLog
264 Enable/Disable Ibecc
292 Enables/Disable the MRC fast path thru the MRC
334 Enable/disable SMBus controller.
385 if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.
386 0: Disable, 1: Target Debugger Mode, 2: Host Debugger Mode
415 0=Disable/Clear, 1=Enable/Set
421 0=Disable/Clear, 1=Enable/Set
[all …]
H A DFspsUpd.h115 Enable/disable Device 4
121 Enable/disable to show SPI controller.
141 Enable/Disable Turbo mode. 0: disable, 1: enable
147 Enable/disable SATA Aggressive Link Power Management.
153 Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1,
159 Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each
169 Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for
175 Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for
181 Enable/disable to xDCI controller.
223 /** Offset 0x00C0 - Enable/Disable Tco IRQ
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/raptorlake/
H A DFspmUpd.h70 Enable/disable above 4GB MMIO resource support
75 /** Offset 0x004B - Enable/Disable CrashLog Device 10
76 Enable(Default): Enable CPU CrashLog Device 10, Disable: Disable CPU CrashLog
264 Enable/Disable Ibecc
292 Enables/Disable the MRC fast path thru the MRC
334 Enable/disable SMBus controller.
385 if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.
386 0: Disable, 1: Target Debugger Mode, 2: Host Debugger Mode
410 /** Offset 0x019A - Disable Tccold Handshake
411 Disable Tccold Handshake. <b>0: Do Nothing;</b> 1: Disable
[all …]
H A DFspsUpd.h115 Enable/disable Device 4
121 Enable/disable to show SPI controller.
141 Enable/Disable Turbo mode. 0: disable, 1: enable
147 Enable/disable SATA Aggressive Link Power Management.
153 Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1,
159 Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each
174 Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for
180 Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for
186 Enable/disable to xDCI controller.
228 /** Offset 0x00C0 - Enable/Disable Tco IRQ
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/jasperlake/
H A DFspmUpd.h70 Enable/disable above 4GB MMIO resource support
149 Enables/Disable the MRC fast path thru the MRC
155 Enables/Disable LPDDR4 Write DQ/DQS Retraining
190 Enable: Enable Low Supply for LPDDR4 Data, Disable(Default)
196 Enable: Enable Low Supply for LPDDR4 Clock/Command/Control, Disable(Default)
203 0:Disable, 1:Enable
215 Enable/disable SMBus controller.
265 if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.
266 0: Disable, 1: Target Debugger Mode, 2: Host Debugger Mode
289 0=Disable/Clear, 1=Enable/Set
[all …]
H A DFspsUpd.h115 Enable/disable Device 4
121 Enable/disable eMMC Controller.
169 Enable/disable SD Card Controller.
230 Enable/disable to show SPI controller.
250 Enable/Disable Turbo mode. 0: disable, 1: enable
256 Enable/disable SATA Aggressive Link Power Management.
262 Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1,
268 Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each
274 Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for
280 Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/meteorlake/x86_32/
H A DFspmUpd.h70 Enable/disable above 4GB MMIO resource support
262 Enables/Disable the MRC fast path thru the MRC
304 Enable/disable SMBus controller.
353 Enable/Disable SOC TraceHub
385 Enable/Disable PCH TraceHub
423 0=Disable/Clear, 1=Enable/Set
429 0=Disable/Clear, 1=Enable/Set
439 /** Offset 0x0188 - Disable VT-d
440 0=Enable/FALSE(VT-d enabled), 1=Disable/TRUE (VT-d disabled)
446 1=Enable/TRUE (Igd VT-d Bar programming enabled), 0=Disable/FLASE (Igd VT-d Bar
[all …]
H A DFspsUpd.h115 Enable/disable Device 4
121 Enable/disable to show SPI controller.
141 Enable/Disable processor Turbo Mode. 0:disable, <b>1: Enable</b>
147 Enable/disable SATA Aggressive Link Power Management.
153 Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1,
159 Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each
169 Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for
175 Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for
181 Enable/disable to xDCI controller.
223 /** Offset 0x00C0 - Enable/Disable Tco IRQ
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/meteorlake/x86_64/
H A DFspmUpd.h70 Enable/disable above 4GB MMIO resource support
262 Enables/Disable the MRC fast path thru the MRC
304 Enable/disable SMBus controller.
353 Enable/Disable SOC TraceHub
385 Enable/Disable PCH TraceHub
423 0=Disable/Clear, 1=Enable/Set
429 0=Disable/Clear, 1=Enable/Set
439 /** Offset 0x01EC - Disable VT-d
440 0=Enable/FALSE(VT-d enabled), 1=Disable/TRUE (VT-d disabled)
446 1=Enable/TRUE (Igd VT-d Bar programming enabled), 0=Disable/FLASE (Igd VT-d Bar
[all …]
H A DFspsUpd.h119 Enable/disable Device 4
125 Enable/disable to show SPI controller.
145 Enable/Disable processor Turbo Mode. 0:disable, <b>1: Enable</b>
151 Enable/disable SATA Aggressive Link Power Management.
157 Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1,
163 Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each
173 Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for
179 Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for
185 Enable/disable to xDCI controller.
227 /** Offset 0x00DC - Enable/Disable Tco IRQ
[all …]
/aosp_15_r20/external/curl/docs/
H A DCURL-DISABLE.md7 # Code defines to disable features and protocols
11 Disable support for Alt-Svc: HTTP headers.
15 Disable support for binding the local end of connections.
19 Disable support for HTTP cookies.
23 Disable support for the Basic authentication methods.
27 Disable support for the Bearer authentication methods.
31 Disable support for the Digest authentication methods.
35 Disable support for the Kerberos authentication methods.
39 Disable support for the negotiate authentication methods.
43 Disable **aws-sigv4** support.
[all …]
/aosp_15_r20/external/deqp/external/openglcts/data/gl_cts/data/mustpass/gl/khronos_mustpass/4.6.0.x/
H A Dmustpass.xml21 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
22 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
23 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
24 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
25 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
26 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
27 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
28 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
29 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
30 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
[all …]
/aosp_15_r20/external/deqp/external/openglcts/data/gl_cts/data/mustpass/gl/khronos_mustpass/main/
H A Dmustpass.xml21 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
22 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
23 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
24 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
25 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
26 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
27 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
28 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
29 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
30 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
[all …]
/aosp_15_r20/external/deqp/external/openglcts/data/gl_cts/data/mustpass/gl/khronos_mustpass/4.6.1.x/
H A Dmustpass.xml21 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
22 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
23 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
24 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
25 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
26 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
27 …ace-width=64 --deqp-surface-height=64 --deqp-base-seed=1 --deqp-watchdog=disable" name="main" os="…
28 …ce-width=113 --deqp-surface-height=47 --deqp-base-seed=2 --deqp-watchdog=disable" name="main" os="…
29 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
30 …eqp-gl-config-name=rgba8888d24s8 --deqp-surface-type=fbo --deqp-watchdog=disable" name="main" os="…
[all …]
/aosp_15_r20/external/python/absl-py/absl/flags/
D_defines.py60 def DEFINE( # pylint: disable=invalid-name
64 help: Optional[Text], # pylint: disable=redefined-builtin
75 def DEFINE( # pylint: disable=invalid-name
79 help: Optional[Text], # pylint: disable=redefined-builtin
89 def DEFINE( # pylint: disable=invalid-name
93 help, # pylint: disable=redefined-builtin
133 def DEFINE_flag( # pylint: disable=invalid-name
143 def DEFINE_flag( # pylint: disable=invalid-name
152 def DEFINE_flag( # pylint: disable=invalid-name
212 flag_holder._flagvalues.set_default(flag_holder.name, value) # pylint: disable=protected-access
[all …]

12345678910>>...712