Home
last modified time | relevance | path

Searched +full:data +full:- +full:ready +full:- +full:hiz (Results 1 – 8 of 8) sorted by relevance

/linux-6.14.4/Documentation/devicetree/bindings/iio/adc/
Dmicrochip,mcp3911.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Marcus Folkesson <[email protected]>
12 - Kent Gustavsson <[email protected]>
21 - microchip,mcp3910
22 - microchip,mcp3911
23 - microchip,mcp3912
24 - microchip,mcp3913
25 - microchip,mcp3914
[all …]
/linux-6.14.4/tools/spi/
Dspidev_test.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Cross-compile with cross-gcc -I/path/to/cross-kernel/include
72 while (length-- > 0) { in hex_dump()
92 * Unescape - process hexadecimal escape character
93 * converts shell input "\x23" -> 0x23
177 printf("Usage: %s [-2348CDFHILMNORSZbdilopsvw]\n", prog); in print_usage()
179 " -D --device device to use (default /dev/spidev1.1)\n" in print_usage()
180 " -s --speed max speed (Hz)\n" in print_usage()
181 " -d --delay delay (usec)\n" in print_usage()
182 " -w --word-delay word delay (usec)\n" in print_usage()
[all …]
/linux-6.14.4/include/sound/
Dcs35l56.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 #include <sound/cs-amp-lib.h>
197 /* ASP HiZ modes */
211 #define CS35L56_MAIN_RENDER_USER_VOLUME_MIN -400
260 /* Additional margin for SYSTEM_RESET to control port ready on SPI */
296 cs35l56->spi_payload_buf = devm_kzalloc(&spi->dev, in cs35l56_init_config_for_spi()
297 sizeof(*cs35l56->spi_payload_buf), in cs35l56_init_config_for_spi()
299 if (!cs35l56->spi_payload_buf) in cs35l56_init_config_for_spi()
300 return -ENOMEM; in cs35l56_init_config_for_spi()
307 return IS_ENABLED(CONFIG_SPI_MASTER) && !!cs35l56->spi_payload_buf; in cs35l56_is_spi()
[all …]
/linux-6.14.4/drivers/iio/adc/
Dmcp3911.c1 // SPDX-License-Identifier: GPL-2.0
3 * Driver for Microchip MCP3911, Two-channel Analog Front End
136 reg = MCP3911_REG_READ(reg, adc->dev_addr); in mcp3911_read()
137 ret = spi_write_then_read(adc->spi, &reg, 1, val, len); in mcp3911_read()
142 *val >>= ((4 - len) * 8); in mcp3911_read()
143 dev_dbg(&adc->spi->dev, "reading 0x%x from register 0x%lx\n", *val, in mcp3911_read()
150 dev_dbg(&adc->spi->dev, "writing 0x%x to register 0x%x\n", val, reg); in mcp3911_write()
152 val <<= (3 - len) * 8; in mcp3911_write()
154 val |= MCP3911_REG_WRITE(reg, adc->dev_addr); in mcp3911_write()
156 return spi_write(adc->spi, &val, len + 1); in mcp3911_write()
[all …]
/linux-6.14.4/sound/soc/codecs/
Drtq9128.c1 // SPDX-License-Identifier: GPL-2.0-only
95 static int rtq9128_i2c_write(void *context, const void *data, size_t count) in rtq9128_i2c_write() argument
99 u8 reg = *(u8 *)data; in rtq9128_i2c_write()
103 dev_err(dev, "Invalid write for data length (%d)\n", (int)count); in rtq9128_i2c_write()
104 return -EINVAL; in rtq9128_i2c_write()
108 return i2c_smbus_write_i2c_block_data(i2c, reg, rg_size, data + count - rg_size); in rtq9128_i2c_write()
123 return -EINVAL; in rtq9128_i2c_read()
131 return -EIO; in rtq9128_i2c_read()
133 memset(val_buf, 0, val_size - rg_size); in rtq9128_i2c_read()
134 memcpy(val_buf + val_size - rg_size, data_tmp, rg_size); in rtq9128_i2c_read()
[all …]
/linux-6.14.4/drivers/media/i2c/
Dmax2175.c1 // SPDX-License-Identifier: GPL-2.0
23 #include <media/v4l2-ctrls.h>
24 #include <media/v4l2-device.h>
30 #define mxm_dbg(ctx, fmt, arg...) dev_dbg(&ctx->client->dev, fmt, ## arg)
31 #define mxm_err(ctx, fmt, arg...) dev_err(&ctx->client->dev, fmt, ## arg)
264 struct v4l2_subdev sd; /* Sub-device */
273 struct v4l2_ctrl *hsls; /* High-side/Low-side polarity */
288 bool am_hiz; /* AM Hi-Z filter */
321 ret = regmap_read(ctx->regmap, idx, &regval); in max2175_read()
334 ret = regmap_write(ctx->regmap, idx, val); in max2175_write()
[all …]
/linux-6.14.4/arch/m68k/include/asm/
DMC68EZ328.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 /* include/asm-m68knommu/MC68EZ328.h: 'EZ328 control registers
8 * Based on include/asm-m68knommu/MC68332.h
27 * 0xFFFFF0xx -- System Control
37 #define SCR_WDTH8 0x01 /* 8-Bit Width Select */
40 #define SCR_BETEN 0x10 /* Bus-Error Time-Out Enable */
43 #define SCR_BETO 0x80 /* Bus-Error TimeOut */
53 * 0xFFFFF1xx -- Chip-Select logic
84 #define CSA_EN 0x0001 /* Chip-Select Enable */
85 #define CSA_SIZ_MASK 0x000e /* Chip-Select Size */
[all …]
DMC68VZ328.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 /* include/asm-m68knommu/MC68VZ328.h: 'VZ328 control registers
5 * Copyright (c) 2000-2001 Lineo Inc. <www.lineo.com>
6 * Copyright (c) 2000-2001 Lineo Canada Corp. <www.lineo.ca>
9 * Based on include/asm-m68knommu/MC68332.h
29 * 0xFFFFF0xx -- System Control
39 #define SCR_WDTH8 0x01 /* 8-Bit Width Select */
42 #define SCR_BETEN 0x10 /* Bus-Error Time-Out Enable */
45 #define SCR_BETO 0x80 /* Bus-Error TimeOut */
55 * 0xFFFFF1xx -- Chip-Select logic
[all …]