Searched +full:corepwm +full:- +full:rtl +full:- +full:v4 (Results 1 – 4 of 4) sorted by relevance
/linux-6.14.4/Documentation/devicetree/bindings/pwm/ |
D | microchip,corepwm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/pwm/microchip,corepwm.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Microchip IP corePWM controller 11 - Conor Dooley <[email protected]> 14 corePWM is an 16 channel pulse width modulator FPGA IP 16 https://www.microsemi.com/existing-parts/parts/152118 19 - $ref: pwm.yaml# 24 - const: microchip,corepwm-rtl-v4 [all …]
|
/linux-6.14.4/arch/riscv/boot/dts/microchip/ |
D | mpfs-icicle-kit-fabric.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 2 /* Copyright (c) 2020-2021 Microchip Technology Inc */ 5 compatible = "microchip,mpfs-icicle-reference-rtlv2210", "microchip,mpfs-icicle-kit", 9 compatible = "microchip,corepwm-rtl-v4"; 11 microchip,sync-update-mask = /bits/ 32 <0>; 12 #pwm-cells = <3>; 18 compatible = "microchip,corei2c-rtl-v7"; 20 #address-cells = <1>; 21 #size-cells = <0>; 23 interrupt-parent = <&plic>; [all …]
|
/linux-6.14.4/drivers/pwm/ |
D | pwm-microchip-core.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * corePWM driver for Microchip "soft" FPGA IP cores. 5 * Copyright (c) 2021-2023 Microchip Corporation. All rights reserved. 8 * https://www.microsemi.com/document-portal/doc_download/1245275-corepwm-hb 11 * - If the IP block is configured without "shadow registers", all register 19 * - The IP block has no concept of a duty cycle, only rising/falling edges of 28 * - The PWM period is set for the whole IP block not per channel. The driver 78 * 0-7 and the upper reg 8-15. Check if the pwm is in the upper reg in mchp_core_pwm_enable() 81 reg_offset = MCHPCOREPWM_EN(pwm->hwpwm >> 3); in mchp_core_pwm_enable() 82 shift = pwm->hwpwm & 7; in mchp_core_pwm_enable() [all …]
|
/linux-6.14.4/ |
D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-[email protected] 88 F: drivers/scsi/3w-* [all …]
|