Searched full:cacheability (Results 1 – 25 of 29) sorted by relevance
12
| /linux-6.14.4/arch/x86/include/asm/ |
| D | agp.h | 12 * mappings with different cacheability attributes for the same
|
| D | set_memory.h | 15 * Cacheability : UnCached, WriteCombining, WriteThrough, WriteBack
|
| /linux-6.14.4/Documentation/devicetree/bindings/interrupt-controller/ |
| D | arm,gic-v3.yaml | 112 and cacheability attributes but are connected to a non-coherent
204 cacheability attributes but is connected to a non-coherent
|
| /linux-6.14.4/drivers/iommu/ |
| D | msm_iommu.h | 16 /* Cacheability attributes of MSM IOMMU mappings */
|
| /linux-6.14.4/arch/sparc/include/asm/ |
| D | swift.h | 21 #define SWIFT_AC 0x00008000 /* Alternate Cacheability (see viking.h) */
|
| /linux-6.14.4/arch/powerpc/kernel/ |
| D | cpu_setup_ppc970.S | 41 li r3,0x1200 /* enable i-fetch cacheability */
|
| /linux-6.14.4/drivers/gpu/drm/imagination/ |
| D | pvr_fw_mips.c | 225 /* MIPS cacheability is determined by page table. */ in pvr_mips_get_fw_addr_with_offset()
|
| D | pvr_fw_meta.c | 510 /* META cacheability is determined by address. */ in pvr_meta_get_fw_addr_with_offset()
|
| D | pvr_rogue_meta.h | 277 * For non-VIVT SLCs the cacheability of the FW data in the SLC is selected in
|
| /linux-6.14.4/include/linux/ |
| D | io-pgtable.h | 86 * IO_PGTABLE_QUIRK_ARM_OUTER_WBWA: Override the outer-cacheability
|
| /linux-6.14.4/arch/powerpc/include/asm/ |
| D | reg_booke.h | 172 #define SPRN_DCCR 0x3FA /* Data Cache Cacheability Register */
173 #define SPRN_ICCR 0x3FB /* Instruction Cache Cacheability Register */
|
| /linux-6.14.4/arch/arm/include/asm/ |
| D | io.h | 340 * Function Memory type Cacheability Cache hint
|
| /linux-6.14.4/drivers/gpu/drm/i915/gt/ |
| D | intel_gtt.c | 606 * The GGTT and PPGTT need a private PPAT setup in order to handle cacheability
|
| D | intel_gtt.h | 107 * Cacheability Control is a 4-bit value. The low three bits are stored in bits
|
| D | intel_mocs.c | 145 * Thus it is expected to allow LLC cacheability to enable coherent
|
| /linux-6.14.4/drivers/iommu/arm/arm-smmu-v3/ |
| D | arm-smmu-v3.h | 104 /* CR1 cacheability fields don't quite follow the usual TCR-style encoding */
|
| /linux-6.14.4/Documentation/driver-api/ |
| D | device-io.rst | 440 | API | Memory region type and cacheability |
|
| /linux-6.14.4/arch/riscv/ |
| D | Kconfig | 614 that indicate the cacheability, idempotency, and ordering
|
| /linux-6.14.4/drivers/irqchip/ |
| D | irq-gic-v3-its.c | 3206 * remove the cacheability attributes as in its_cpu_init_lpis()
3232 * cacheability attributes as well. in its_cpu_init_lpis()
5304 * remove the cacheability attributes as in its_probe_one()
|
| /linux-6.14.4/arch/mips/ |
| D | Kconfig | 1110 # MIPS allows mixing "slightly different" Cacheability and Coherency
|
| /linux-6.14.4/include/uapi/drm/ |
| D | i915_drm.h | 134 * MOCS indexes used for GPU surfaces, defining the cacheability of the
144 * Cacheability and coherency controlled by the kernel automatically
|
| /linux-6.14.4/tools/include/uapi/drm/ |
| D | i915_drm.h | 134 * MOCS indexes used for GPU surfaces, defining the cacheability of the
144 * Cacheability and coherency controlled by the kernel automatically
|
| /linux-6.14.4/arch/arm64/kvm/ |
| D | mmu.c | 317 * we then fully enforce cacheability of RAM, no matter what the guest
|
| /linux-6.14.4/drivers/gpu/drm/msm/adreno/ |
| D | a6xx_gpu.c | 1824 * Program cacheability overrides to not allocate cache in a6xx_llc_activate()
|
| /linux-6.14.4/arch/sparc/mm/ |
| D | init_64.c | 2330 * set on M7 processor. Compute the value of cacheability in paging_init()
|
12