Searched full:hstx (Results 1 – 25 of 28) sorted by relevance
12
/linux-6.14.4/Documentation/devicetree/bindings/phy/ |
D | qcom,qusb2-phy.yaml | 116 qcom,hstx-trim-value: 118 It is a 4 bit value that specifies tuning for HSTX 139 It is a 1 bit value that specifies how long the HSTX 180 qcom,hstx-trim-value: false
|
D | realtek,usb2phy.yaml | 96 realtek,inverse-hstx-sync-clock: 148 realtek,inverse-hstx-sync-clock: false 172 realtek,inverse-hstx-sync-clock;
|
/linux-6.14.4/Documentation/devicetree/bindings/nvmem/ |
D | qcom,qfprom.yaml | 109 hstx-trim-primary@25b { 127 hstx-trim-primary@1eb {
|
/linux-6.14.4/include/dt-bindings/phy/ |
D | phy-qcom-qusb2.h | 9 /* PHY HSTX TRIM bit values (24mA to 15mA) */
|
/linux-6.14.4/Documentation/devicetree/bindings/display/msm/ |
D | dsi-phy-10nm.yaml | 64 for the HSTX drive. Use supported levels (mV) to offset the drive level
|
/linux-6.14.4/arch/arm64/boot/dts/qcom/ |
D | sdm850-samsung-w737.dts | 607 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>; 635 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
|
D | sdm845-mtp.dts | 736 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>; 770 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
|
D | sdm850-lenovo-yoga-c630.dts | 824 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>; 856 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
|
D | sdm845-samsung-starqltechn.dts | 409 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
|
D | sdm845-db845c.dts | 1073 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>; 1101 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
|
D | sdm845-xiaomi-beryllium-common.dtsi | 566 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
|
D | sdm845-cheza.dtsi | 968 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>; 990 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
|
D | sdm845-lg-common.dtsi | 539 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
|
D | sdm845-xiaomi-polaris.dts | 664 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
|
D | sdm845-oneplus-common.dtsi | 791 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
|
D | msm8996.dtsi | 759 qusb2p_hstx_trim: hstx-trim@24e { 764 qusb2s_hstx_trim: hstx-trim@24f {
|
D | sdm670.dtsi | 640 qusb2_hstx_trim: hstx-trim@1eb {
|
D | qcm2290.dtsi | 758 qusb2_hstx_trim: hstx-trim@25b {
|
D | sdm630.dtsi | 588 qusb2_hstx_trim: hstx-trim@240 {
|
D | sdm845.dtsi | 1221 qusb2p_hstx_trim: hstx-trim-primary@1eb { 1226 qusb2s_hstx_trim: hstx-trim-secondary@1eb {
|
D | msm8998.dtsi | 855 qusb2_hstx_trim: hstx-trim@23a {
|
/linux-6.14.4/drivers/phy/qualcomm/ |
D | phy-qcom-qusb2.c | 1076 dev_dbg(dev, "failed to lookup tune2 hstx trim value\n"); in qusb2_phy_probe() 1097 if (!of_property_read_u32(dev->of_node, "qcom,hstx-trim-value", in qusb2_phy_probe()
|
/linux-6.14.4/drivers/phy/realtek/ |
D | phy-rtk-usb2.c | 978 if (of_property_read_bool(np, "realtek,inverse-hstx-sync-clock")) in parse_phy_data()
|
/linux-6.14.4/drivers/gpu/drm/bridge/cadence/ |
D | cdns-dsi-core.c | 820 * HSTX and LPRX timeouts are both expressed in TX byte clk cycles and in cdns_dsi_bridge_enable()
|
/linux-6.14.4/drivers/gpu/drm/vc4/ |
D | vc4_dsi.c | 1517 DSI_PORT_BIT(INT_HSTX_TO), "HSTX timeout"); in vc4_dsi_irq_handler()
|
12