Home
last modified time | relevance | path

Searched full:hstx (Results 1 – 25 of 28) sorted by relevance

12

/linux-6.14.4/Documentation/devicetree/bindings/phy/
Dqcom,qusb2-phy.yaml116 qcom,hstx-trim-value:
118 It is a 4 bit value that specifies tuning for HSTX
139 It is a 1 bit value that specifies how long the HSTX
180 qcom,hstx-trim-value: false
Drealtek,usb2phy.yaml96 realtek,inverse-hstx-sync-clock:
148 realtek,inverse-hstx-sync-clock: false
172 realtek,inverse-hstx-sync-clock;
/linux-6.14.4/Documentation/devicetree/bindings/nvmem/
Dqcom,qfprom.yaml109 hstx-trim-primary@25b {
127 hstx-trim-primary@1eb {
/linux-6.14.4/include/dt-bindings/phy/
Dphy-qcom-qusb2.h9 /* PHY HSTX TRIM bit values (24mA to 15mA) */
/linux-6.14.4/Documentation/devicetree/bindings/display/msm/
Ddsi-phy-10nm.yaml64 for the HSTX drive. Use supported levels (mV) to offset the drive level
/linux-6.14.4/arch/arm64/boot/dts/qcom/
Dsdm850-samsung-w737.dts607 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
635 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
Dsdm845-mtp.dts736 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
770 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
Dsdm850-lenovo-yoga-c630.dts824 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
856 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
Dsdm845-samsung-starqltechn.dts409 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
Dsdm845-db845c.dts1073 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
1101 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
Dsdm845-xiaomi-beryllium-common.dtsi566 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
Dsdm845-cheza.dtsi968 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
990 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
Dsdm845-lg-common.dtsi539 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
Dsdm845-xiaomi-polaris.dts664 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
Dsdm845-oneplus-common.dtsi791 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
Dmsm8996.dtsi759 qusb2p_hstx_trim: hstx-trim@24e {
764 qusb2s_hstx_trim: hstx-trim@24f {
Dsdm670.dtsi640 qusb2_hstx_trim: hstx-trim@1eb {
Dqcm2290.dtsi758 qusb2_hstx_trim: hstx-trim@25b {
Dsdm630.dtsi588 qusb2_hstx_trim: hstx-trim@240 {
Dsdm845.dtsi1221 qusb2p_hstx_trim: hstx-trim-primary@1eb {
1226 qusb2s_hstx_trim: hstx-trim-secondary@1eb {
Dmsm8998.dtsi855 qusb2_hstx_trim: hstx-trim@23a {
/linux-6.14.4/drivers/phy/qualcomm/
Dphy-qcom-qusb2.c1076 dev_dbg(dev, "failed to lookup tune2 hstx trim value\n"); in qusb2_phy_probe()
1097 if (!of_property_read_u32(dev->of_node, "qcom,hstx-trim-value", in qusb2_phy_probe()
/linux-6.14.4/drivers/phy/realtek/
Dphy-rtk-usb2.c978 if (of_property_read_bool(np, "realtek,inverse-hstx-sync-clock")) in parse_phy_data()
/linux-6.14.4/drivers/gpu/drm/bridge/cadence/
Dcdns-dsi-core.c820 * HSTX and LPRX timeouts are both expressed in TX byte clk cycles and in cdns_dsi_bridge_enable()
/linux-6.14.4/drivers/gpu/drm/vc4/
Dvc4_dsi.c1517 DSI_PORT_BIT(INT_HSTX_TO), "HSTX timeout"); in vc4_dsi_irq_handler()

12