Searched full:gcc_pcie_0_bcr (Results 1 – 25 of 61) sorted by relevance
123
| /linux-6.14.4/include/dt-bindings/reset/ |
| D | qcom,gcc-apq8084.h | 90 #define GCC_PCIE_0_BCR 81 macro
|
| /linux-6.14.4/include/dt-bindings/clock/ |
| D | qcom,qdu1000-gcc.h | 148 #define GCC_PCIE_0_BCR 3 macro
|
| D | qcom,gcc-qcs404.h | 165 #define GCC_PCIE_0_BCR 9 macro
|
| D | qcom,gcc-sm6350.h | 165 #define GCC_PCIE_0_BCR 6 macro
|
| D | qcom,sm7150-gcc.h | 162 #define GCC_PCIE_0_BCR 0 macro
|
| D | qcom,sar2130p-gcc.h | 140 #define GCC_PCIE_0_BCR 3 macro
|
| D | qcom,sm4450-gcc.h | 167 #define GCC_PCIE_0_BCR 3 macro
|
| D | qcom,qcs615-gcc.h | 186 #define GCC_PCIE_0_BCR 7 macro
|
| D | qcom,gcc-sc7280.h | 209 #define GCC_PCIE_0_BCR 0 macro
|
| D | qcom,sm8750-gcc.h | 195 #define GCC_PCIE_0_BCR 4 macro
|
| D | qcom,sm8550-gcc.h | 187 #define GCC_PCIE_0_BCR 3 macro
|
| D | qcom,qcs8300-gcc.h | 205 #define GCC_PCIE_0_BCR 1 macro
|
| D | qcom,gcc-sdm845.h | 206 #define GCC_PCIE_0_BCR 1 macro
|
| D | qcom,gcc-sm8450.h | 206 #define GCC_PCIE_0_BCR 4 macro
|
| D | qcom,sm8650-gcc.h | 210 #define GCC_PCIE_0_BCR 3 macro
|
| D | qcom,gcc-sm8150.h | 217 #define GCC_PCIE_0_BCR 4 macro
|
| D | qcom,gcc-sm8350.h | 218 #define GCC_PCIE_0_BCR 4 macro
|
| D | qcom,gcc-sm8250.h | 216 #define GCC_PCIE_0_BCR 4 macro
|
| /linux-6.14.4/Documentation/devicetree/bindings/pci/ |
| D | qcom,pcie-sc8180x.yaml | 167 resets = <&gcc GCC_PCIE_0_BCR>;
|
| D | qcom,pcie-sm8150.yaml | 152 resets = <&gcc GCC_PCIE_0_BCR>;
|
| D | qcom,pcie-sa8775p.yaml | 160 resets = <&gcc GCC_PCIE_0_BCR>;
|
| D | qcom,pcie-sm8350.yaml | 156 resets = <&gcc GCC_PCIE_0_BCR>;
|
| D | qcom,pcie-sm8250.yaml | 167 resets = <&gcc GCC_PCIE_0_BCR>;
|
| D | qcom,pcie-sm8550.yaml | 170 resets = <&gcc GCC_PCIE_0_BCR>;
|
| D | qcom,pcie-sm8450.yaml | 174 resets = <&gcc GCC_PCIE_0_BCR>;
|
123