Home
last modified time | relevance | path

Searched full:clk_top_aud_44k_timing (Results 1 – 5 of 5) sorted by relevance

/linux-6.14.4/Documentation/devicetree/bindings/arm/mediatek/
Dmediatek,audsys.yaml78 <&topckgen CLK_TOP_AUD_44K_TIMING>,
/linux-6.14.4/include/dt-bindings/clock/
Dmt2701-clk.h158 #define CLK_TOP_AUD_44K_TIMING 147 macro
/linux-6.14.4/arch/arm/boot/dts/mediatek/
Dmt2701.dtsi438 <&topckgen CLK_TOP_AUD_44K_TIMING>,
Dmt7623.dtsi639 <&topckgen CLK_TOP_AUD_44K_TIMING>,
/linux-6.14.4/drivers/clk/mediatek/
Dclk-mt2701.c643 GATE_TOP_AUD(CLK_TOP_AUD_44K_TIMING, "a2sys_hp_ck", "aud_mux2_div",