Home
last modified time | relevance | path

Searched full:clk_pwm1 (Results 1 – 25 of 30) sorted by relevance

12

/linux-6.14.4/arch/arm/boot/dts/intel/pxa/
Dpxa27x.dtsi60 clocks = <&clks CLK_PWM1>;
74 clocks = <&clks CLK_PWM1>;
Dpxa25x.dtsi78 clocks = <&clks CLK_PWM1>;
Dpxa3xx.dtsi236 clocks = <&clks CLK_PWM1>;
252 clocks = <&clks CLK_PWM1>;
/linux-6.14.4/include/dt-bindings/clock/
Dpxa-clock.h48 #define CLK_PWM1 38 macro
Dactions,s500-cmu.h44 #define CLK_PWM1 24 macro
Dactions,s700-cmu.h67 #define CLK_PWM1 44 macro
Dactions,s900-cmu.h69 #define CLK_PWM1 51 macro
Dsprd,sc9863a-clk.h121 #define CLK_PWM1 16 macro
Dsprd,ums512-clk.h135 #define CLK_PWM1 7 macro
Dsprd,sc9860-clk.h125 #define CLK_PWM1 19 macro
Drockchip,rk3576-cru.h182 #define CLK_PWM1 164 macro
Drockchip,rv1126-cru.h31 #define CLK_PWM1 17 macro
Drockchip,rk3588-cru.h91 #define CLK_PWM1 76 macro
Drk3568-cru.h410 #define CLK_PWM1 346 macro
/linux-6.14.4/Documentation/devicetree/bindings/pwm/
Dsprd,ums512-pwm.yaml57 <&aon_clk CLK_PWM1>, <&aonapb_gate CLK_PWM1_EB>,
/linux-6.14.4/arch/arm/boot/dts/rockchip/
Drv1126.dtsi320 clocks = <&pmucru CLK_PWM1>, <&pmucru PCLK_PWM1>;
331 clocks = <&pmucru CLK_PWM1>, <&pmucru PCLK_PWM1>;
342 clocks = <&pmucru CLK_PWM1>, <&pmucru PCLK_PWM1>;
353 clocks = <&pmucru CLK_PWM1>, <&pmucru PCLK_PWM1>;
/linux-6.14.4/drivers/clk/actions/
Dowl-s700.c330 static OWL_COMP_DIV(clk_pwm1, "pwm1", pwm_clk_mux_p,
453 &clk_pwm1.common,
536 [CLK_PWM1] = &clk_pwm1.common.hw,
Dowl-s500.c497 [CLK_PWM1] = &pwm1_clk.common.hw,
Dowl-s900.c664 [CLK_PWM1] = &pwm1_clk.common.hw,
/linux-6.14.4/arch/arm64/boot/dts/rockchip/
Drk356x-base.dtsi1544 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1555 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1566 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
1577 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
Drk3588-base.dtsi2363 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
2374 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
2385 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
2396 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
/linux-6.14.4/drivers/clk/rockchip/
Dclk-rv1126.c327 COMPOSITE(CLK_PWM1, "clk_pwm1", mux_xin24m_gpll_p, 0,
Dclk-rk3568.c1375 COMPOSITE_NODIV(CLK_PWM1, "clk_pwm1", gpll100_xin24m_cpll100_p, 0,
Dclk-rk3576.c726 COMPOSITE_NODIV(CLK_PWM1, "clk_pwm1", mux_100m_50m_24m_p, 0,
Dclk-rk3308.c396 COMPOSITE(SCLK_PWM1, "clk_pwm1", mux_dpll_vpll0_xin24m_p, 0,

12