Home
last modified time | relevance | path

Searched full:clk_peri_auxadc (Results 1 – 17 of 17) sorted by relevance

/linux-6.14.4/include/dt-bindings/clock/
Dmediatek,mt6735-pericfg.h33 #define CLK_PERI_AUXADC 27 macro
Dmt8135-clk.h177 #define CLK_PERI_AUXADC 39 macro
Dmediatek,mt6795-clk.h203 #define CLK_PERI_AUXADC 28 macro
Dmt8173-clk.h222 #define CLK_PERI_AUXADC 29 macro
Dmt2712-clk.h264 #define CLK_PERI_AUXADC 25 macro
Dmt2701-clk.h250 #define CLK_PERI_AUXADC 29 macro
/linux-6.14.4/Documentation/devicetree/bindings/thermal/
Dmediatek,thermal.yaml91 clocks = <&pericfg CLK_PERI_THERM>, <&pericfg CLK_PERI_AUXADC>;
/linux-6.14.4/drivers/clk/mediatek/
Dclk-mt8173-pericfg.c79 GATE_PERI0(CLK_PERI_AUXADC, "peri_auxadc", "clk26m", 28),
Dclk-mt6735-pericfg.c57 GATE_MTK(CLK_PERI_AUXADC, "auxadc", "axi_sel", &peri_cg_regs, 27, &mtk_clk_gate_ops_setclr),
Dclk-mt6795-pericfg.c68 GATE_PERI(CLK_PERI_AUXADC, "peri_auxadc", "clk26m", 28),
Dclk-mt8135.c489 GATE_PERI1(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 2),
Dclk-mt2712.c910 GATE_PERI0(CLK_PERI_AUXADC, "per_auxadc", "ltepll_fs26m", 29),
Dclk-mt2701.c827 GATE_PERI0(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 28),
/linux-6.14.4/arch/arm/boot/dts/mediatek/
Dmt2701.dtsi248 clocks = <&pericfg CLK_PERI_AUXADC>;
354 clocks = <&pericfg CLK_PERI_THERM>, <&pericfg CLK_PERI_AUXADC>;
Dmt7623.dtsi370 clocks = <&pericfg CLK_PERI_AUXADC>;
500 clocks = <&pericfg CLK_PERI_THERM>, <&pericfg CLK_PERI_AUXADC>;
/linux-6.14.4/arch/arm64/boot/dts/mediatek/
Dmt8173.dtsi671 clocks = <&pericfg CLK_PERI_AUXADC>;
782 clocks = <&pericfg CLK_PERI_THERM>, <&pericfg CLK_PERI_AUXADC>;
Dmt2712e.dtsi419 clocks = <&pericfg CLK_PERI_AUXADC>;