Home
last modified time | relevance | path

Searched +full:0 +full:xb270 (Results 1 – 9 of 9) sorted by relevance

/linux-6.14.4/drivers/hid/
Dhid-uclogic-params-test.c29 .str_desc_size = 0,
35 .res = 0,
37 0x0E, 0x03,
38 0x70, 0xB2,
39 0x10, 0x77,
40 0x08,
41 0x00,
42 0xFF, 0x1F,
43 0x00, 0x00,
47 [UCLOGIC_RDESC_PEN_PH_ID_X_LM] = 0xB270,
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/pci/
Dqcom,pcie-ep.yaml247 reg = <0x01c00000 0x3000>,
248 <0x40000000 0xf1d>,
249 <0x40000f20 0xc8>,
250 <0x40001000 0x1000>,
251 <0x40002000 0x1000>,
252 <0x01c03000 0x3000>;
266 qcom,perst-regs = <&tcsr 0xb258 0xb270>;
283 linux,pci-domain = <0>;
/linux-6.14.4/drivers/net/wireless/ath/ath9k/
Dar9002_phy.h19 #define AR_PHY_TEST 0x9800
20 #define PHY_AGC_CLR 0x10000000
21 #define RFSILENT_BB 0x00002000
23 #define AR_PHY_TURBO 0x9804
24 #define AR_PHY_FC_TURBO_MODE 0x00000001
25 #define AR_PHY_FC_TURBO_SHORT 0x00000002
26 #define AR_PHY_FC_DYN2040_EN 0x00000004
27 #define AR_PHY_FC_DYN2040_PRI_ONLY 0x00000008
28 #define AR_PHY_FC_DYN2040_PRI_CH 0x00000010
30 #define AR_PHY_FC_DYN2040_EXT_CH 0x00000020
[all …]
Deeprom_9287.c45 for (addr = 0; addr < SIZE_EEPROM_AR9287; addr++) { in __ath9k_hw_ar9287_fill_eeprom()
82 PR_EEP("Chain0 Ant. Control", le32_to_cpu(modal_hdr->antCtrlChain[0])); in ar9287_dump_modal_eeprom()
85 PR_EEP("Chain0 Ant. Gain", modal_hdr->antennaGainCh[0]); in ar9287_dump_modal_eeprom()
88 PR_EEP("Chain0 TxRxAtten", modal_hdr->txRxAttenCh[0]); in ar9287_dump_modal_eeprom()
90 PR_EEP("Chain0 RxTxMargin", modal_hdr->rxTxMarginCh[0]); in ar9287_dump_modal_eeprom()
97 PR_EEP("Chain0 NF Threshold", modal_hdr->noiseFloorThreshCh[0]); in ar9287_dump_modal_eeprom()
101 PR_EEP("Chain0 I Coefficient", modal_hdr->iqCalICh[0]); in ar9287_dump_modal_eeprom()
103 PR_EEP("Chain0 Q Coefficient", modal_hdr->iqCalQCh[0]); in ar9287_dump_modal_eeprom()
110 PR_EEP("Chain0 bswAtten", modal_hdr->bswAtten[0]); in ar9287_dump_modal_eeprom()
112 PR_EEP("Chain0 bswMargin", modal_hdr->bswMargin[0]); in ar9287_dump_modal_eeprom()
[all …]
/linux-6.14.4/arch/arm/boot/dts/qcom/
Dqcom-sdx55.dtsi20 qcom,msm-id = <357 0x10000>, <368 0x10000>, <418 0x10000>;
25 reg = <0 0>;
31 #clock-cells = <0>;
38 #clock-cells = <0>;
44 #clock-cells = <0>;
51 #size-cells = <0>;
53 cpu0: cpu@0 {
56 reg = <0x0>;
108 reg = <0x8fc00000 0x80000>;
113 reg = <0x8fc80000 0x40000>;
[all …]
Dqcom-sdx65.dtsi20 qcom,msm-id = <458 0x10000>, <483 0x10000>, <509 0x10000>;
25 reg = <0 0>;
33 #clock-cells = <0>;
40 #clock-cells = <0>;
46 #clock-cells = <0>;
52 #size-cells = <0>;
54 cpu0: cpu@0 {
57 reg = <0x0>;
115 reg = <0x8fcad000 0x40000>;
120 reg = <0x8fcfd000 0x1000>;
[all …]
/linux-6.14.4/drivers/hwmon/
Dnct6683.c14 * nct6683d 21(1) 16 8 32(1) 0xc730
15 * nct6686d 21(1) 16 8 32(1) 0xd440
16 * nct6687d 21(1) 16 8 32(1) 0xd590
40 module_param(force, bool, 0);
61 #define NCT6683_LD_ACPI 0x0a
62 #define NCT6683_LD_HWM 0x0b
63 #define NCT6683_LD_VID 0x0d
65 #define SIO_REG_LDSEL 0x07 /* Logical device select */
66 #define SIO_REG_DEVID 0x20 /* Device ID (2 bytes) */
67 #define SIO_REG_ENABLE 0x30 /* Logical device enable */
[all …]
/linux-6.14.4/drivers/net/wireless/realtek/rtw89/
Dpci.h10 #define MDIO_PG0_G1 0
14 #define RAC_CTRL_PPR 0x00
15 #define RAC_ANA03 0x03
17 #define RAC_ANA09 0x09
19 #define RAC_ANA0A 0x0A
21 #define RAC_ANA0B 0x0B
23 #define RAC_ANA0C 0x0C
25 #define RAC_ANA0D 0x0D
28 #define RAC_ANA10 0x10
30 #define ADDR_SEL_VAL 0x3C
[all …]
/linux-6.14.4/fs/nls/
Dnls_cp949.c17 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x00-0x07 */
18 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x08-0x0F */
19 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x10-0x17 */
20 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x18-0x1F */
21 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x20-0x27 */
22 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x28-0x2F */
23 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x30-0x37 */
24 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x38-0x3F */
25 0x0000,0xAC02,0xAC03,0xAC05,0xAC06,0xAC0B,0xAC0C,0xAC0D,/* 0x40-0x47 */
26 0xAC0E,0xAC0F,0xAC18,0xAC1E,0xAC1F,0xAC21,0xAC22,0xAC23,/* 0x48-0x4F */
[all …]