/linux-6.14.4/arch/powerpc/boot/dts/fsl/ |
D | mpc8572ds.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x8000000>; 44 partition@0 { 45 reg = <0x0 0x03000000>; 50 reg = <0x03000000 0x00e00000>; 56 reg = <0x03e00000 0x00200000>; 62 reg = <0x04000000 0x00400000>; 67 reg = <0x04400000 0x03b00000>; 72 reg = <0x07f00000 0x00060000>; 77 reg = <0x07f60000 0x00020000>; [all …]
|
D | p2020ds.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x8000000>; 44 ramdisk@0 { 45 reg = <0x0 0x03000000>; 50 reg = <0x03000000 0x00e00000>; 55 reg = <0x03e00000 0x00200000>; 60 reg = <0x04000000 0x00400000>; 65 reg = <0x04400000 0x03b00000>; 69 reg = <0x07f00000 0x00080000>; 74 reg = <0x07f80000 0x00080000>; [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/mmc/ |
D | amlogic,meson-mx-sdhc.yaml | 62 reg = <0x8e00 0x42>;
|
/linux-6.14.4/drivers/media/dvb-frontends/ |
D | stv6111.c | 37 { 2572, 0 }, 73 { 1548, 0 }, 109 { 4870, 0x3000 }, 110 { 4850, 0x3C00 }, 111 { 4800, 0x4500 }, 112 { 4750, 0x4800 }, 113 { 4700, 0x4B00 }, 114 { 4650, 0x4D00 }, 115 { 4600, 0x4F00 }, 116 { 4550, 0x5100 }, [all …]
|
/linux-6.14.4/arch/arm/boot/dts/amlogic/ |
D | meson.dtsi | 28 reg = <0xc1100000 0x200000>; 31 ranges = <0x0 0xc1100000 0x200000>; 37 reg = <0x4000 0x400>; 44 reg = <0x5400 0x2ac>; 53 reg = <0x7c00 0x200>; 58 reg = <0x8100 0x8>; 63 reg = <0x84c0 0x18>; 71 reg = <0x84dc 0x18>; 78 reg = <0x8500 0x20>; 81 #size-cells = <0>; [all …]
|
/linux-6.14.4/arch/mips/include/asm/ |
D | cpu.h | 16 register 15, select 0) is defined in this (backwards compatible) way: 24 that bits 16-23 have been 0 for all MIPS processors before the MIPS32/64 28 #define PRID_OPT_MASK 0xff000000 34 #define PRID_COMP_MASK 0xff0000 36 #define PRID_COMP_LEGACY 0x000000 37 #define PRID_COMP_MIPS 0x010000 38 #define PRID_COMP_BROADCOM 0x020000 39 #define PRID_COMP_ALCHEMY 0x030000 40 #define PRID_COMP_SIBYTE 0x040000 41 #define PRID_COMP_SANDCRAFT 0x050000 [all …]
|
/linux-6.14.4/drivers/clk/imx/ |
D | clk-imx93.c | 20 #define PLAT_IMX93 BIT(0) 65 { IMX93_CLK_A55_PERIPH, "a55_periph_root", 0x0000, FAST_SEL, CLK_IS_CRITICAL }, 66 { IMX93_CLK_A55_MTR_BUS, "a55_mtr_bus_root", 0x0080, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL }, 67 { IMX93_CLK_A55, "a55_alt_root", 0x0100, FAST_SEL, CLK_IS_CRITICAL }, 68 { IMX93_CLK_M33, "m33_root", 0x0180, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL }, 69 { IMX93_CLK_BUS_WAKEUP, "bus_wakeup_root", 0x0280, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL }, 70 { IMX93_CLK_BUS_AON, "bus_aon_root", 0x0300, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL }, 71 { IMX93_CLK_WAKEUP_AXI, "wakeup_axi_root", 0x0380, FAST_SEL, CLK_IS_CRITICAL }, 72 { IMX93_CLK_SWO_TRACE, "swo_trace_root", 0x0400, LOW_SPEED_IO_SEL, }, 73 { IMX93_CLK_M33_SYSTICK, "m33_systick_root", 0x0480, LOW_SPEED_IO_SEL, 0, PLAT_IMX93, }, [all …]
|
D | clk-imx8mp.c | 417 anatop_base = devm_of_iomap(dev, np, 0, NULL); in imx8mp_clocks_probe() 423 ccm_base = devm_platform_ioremap_resource(pdev, 0); in imx8mp_clocks_probe() 434 hws[IMX8MP_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx8mp_clocks_probe() 442 …hws[IMX8MP_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", anatop_base + 0x0, 0, 2, pll… in imx8mp_clocks_probe() 443 …hws[IMX8MP_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", anatop_base + 0x14, 0, 2, pl… in imx8mp_clocks_probe() 444 …hws[IMX8MP_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", anatop_base + 0x28, 0, 2, pl… in imx8mp_clocks_probe() 445 …hws[IMX8MP_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", anatop_base + 0x50, 0, 2, pll_re… in imx8mp_clocks_probe() 446 …hws[IMX8MP_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", anatop_base + 0x64, 0, 2, pll_ref_… in imx8mp_clocks_probe() 447 …hws[IMX8MP_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", anatop_base + 0x74, 0, 2, pll_ref_… in imx8mp_clocks_probe() 448 …hws[IMX8MP_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", anatop_base + 0x84, 0, 2, pll_ref_… in imx8mp_clocks_probe() [all …]
|
/linux-6.14.4/drivers/media/usb/gspca/ |
D | dtcs033.c | 32 if (gspca_dev->usb_err < 0) in reg_rw() 36 usb_rcvctrlpipe(udev, 0), in reg_rw() 42 if (ret < 0) { in reg_rw() 53 int i = 0; in reg_reqs() 56 while ((i < n_reqs) && (gspca_dev->usb_err >= 0)) { in reg_reqs() 63 if (gspca_dev->usb_err < 0) { in reg_reqs() 111 return 0; in sd_config() 117 return 0; in sd_init() 137 gspca_frame_add(gspca_dev, FIRST_PACKET, NULL, 0); in dtcs033_pkt_scan() 141 gspca_frame_add(gspca_dev, LAST_PACKET, NULL, 0); in dtcs033_pkt_scan() [all …]
|
/linux-6.14.4/include/linux/mfd/ |
D | idt8a340_reg.h | 3 * Based on 5.2.0, Family Programming Guide (Sept 30, 2020) 10 #define PAGE_ADDR_BASE 0x0000 11 #define PAGE_ADDR 0x00fc 13 #define HW_REVISION 0x8180 14 #define REV_ID 0x007a 16 #define HW_DPLL_0 (0x8a00) 17 #define HW_DPLL_1 (0x8b00) 18 #define HW_DPLL_2 (0x8c00) 19 #define HW_DPLL_3 (0x8d00) 20 #define HW_DPLL_4 (0x8e00) [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/amdgpu/ |
D | gfx_v7_0.c | 53 #define NUM_SIMD_PER_CU 0x4 /* missing from the gfx_7 IP headers */ 113 (0x0e00 << 16) | (0xc12c >> 2), 114 0x00000000, 115 (0x0e00 << 16) | (0xc140 >> 2), 116 0x00000000, 117 (0x0e00 << 16) | (0xc150 >> 2), 118 0x00000000, 119 (0x0e00 << 16) | (0xc15c >> 2), 120 0x00000000, 121 (0x0e00 << 16) | (0xc168 >> 2), [all …]
|
/linux-6.14.4/drivers/gpu/drm/radeon/ |
D | cik.c | 150 * Returns 0 for success or -EINVAL for an invalid register 170 return 0; in cik_get_allowed_info_register() 205 int actual_temp = 0; in ci_get_temp() 210 if (temp & 0x200) in ci_get_temp() 213 actual_temp = temp & 0x1ff; in ci_get_temp() 222 int actual_temp = 0; in kv_get_temp() 224 temp = RREG32_SMC(0xC0300E0C); in kv_get_temp() 229 actual_temp = 0; in kv_get_temp() 264 (0x0e00 << 16) | (0xc12c >> 2), 265 0x00000000, [all …]
|
/linux-6.14.4/drivers/media/platform/chips-media/wave5/ |
D | wave5-regdefine.h | 12 W5_INIT_VPU = 0x0001, 13 W5_WAKEUP_VPU = 0x0002, 14 W5_SLEEP_VPU = 0x0004, 15 W5_CREATE_INSTANCE = 0x0008, /* queuing command */ 16 W5_FLUSH_INSTANCE = 0x0010, 17 W5_DESTROY_INSTANCE = 0x0020, /* queuing command */ 18 W5_INIT_SEQ = 0x0040, /* queuing command */ 19 W5_SET_FB = 0x0080, 20 W5_DEC_ENC_PIC = 0x0100, /* queuing command */ 21 W5_ENC_SET_PARAM = 0x0200, /* queuing command */ [all …]
|
/linux-6.14.4/drivers/gpu/drm/i915/ |
D | intel_uncore.c | 72 uncore->debug->unclaimed_mmio_check = 0; in mmio_debug_suspend() 121 if (id >= 0 && id < FW_DOMAIN_ID_COUNT) in intel_uncore_forcewake_domain_to_str() 143 fw_clear(d, 0xefff); in fw_domain_reset() 145 fw_clear(d, 0xffff); in fw_domain_reset() 173 return __wait_for_ack(d, ack, 0); in wait_ack_clear() 189 if (fw_ack(d) == ~0) { in fw_domain_wait_ack_clear() 191 "%s: MMIO unreliable (forcewake register returns 0xFFFFFFFF)!\n", in fw_domain_wait_ack_clear() 204 ACK_CLEAR = 0, 213 const u32 value = type == ACK_SET ? ack_bit : 0; in fw_domain_wait_ack_with_fallback() 246 "%s had to use fallback to %s ack, 0x%x (passes %u)\n", in fw_domain_wait_ack_with_fallback() [all …]
|
/linux-6.14.4/drivers/platform/x86/ |
D | toshiba_acpi.c | 58 "Call HCI_PANEL_POWER_ON on resume (-1 = auto, 0 = no, 1 = yes"); 63 … "Call HCI_HOTKEY_EVENT with value 0x5 for quickstart button support (-1 = auto, 0 = no, 1 = yes"); 68 #define TOS1900_FN_SCAN 0x6e 91 #define HCI_SET 0xff00 92 #define HCI_GET 0xfe00 93 #define SCI_OPEN 0xf100 94 #define SCI_CLOSE 0xf200 95 #define SCI_GET 0xf300 96 #define SCI_SET 0xf400 99 #define TOS_SUCCESS 0x0000 [all …]
|
/linux-6.14.4/drivers/net/ethernet/intel/ixgbe/ |
D | ixgbe_type.h | 13 #define IXGBE_DEV_ID_82598 0x10B6 14 #define IXGBE_DEV_ID_82598_BX 0x1508 15 #define IXGBE_DEV_ID_82598AF_DUAL_PORT 0x10C6 16 #define IXGBE_DEV_ID_82598AF_SINGLE_PORT 0x10C7 17 #define IXGBE_DEV_ID_82598EB_SFP_LOM 0x10DB 18 #define IXGBE_DEV_ID_82598AT 0x10C8 19 #define IXGBE_DEV_ID_82598AT2 0x150B 20 #define IXGBE_DEV_ID_82598EB_CX4 0x10DD 21 #define IXGBE_DEV_ID_82598_CX4_DUAL_PORT 0x10EC 22 #define IXGBE_DEV_ID_82598_DA_DUAL_PORT 0x10F1 [all …]
|
/linux-6.14.4/drivers/net/ethernet/nvidia/ |
D | forcedeth.c | 66 #define DEV_NEED_TIMERIRQ 0x0000001 /* set the timer irq flag in the irq mask */ 67 #define DEV_NEED_LINKTIMER 0x0000002 /* poll link settings. Relies on the timer irq */ 68 #define DEV_HAS_LARGEDESC 0x0000004 /* device supports jumbo frames and needs packet form… 69 #define DEV_HAS_HIGH_DMA 0x0000008 /* device supports 64bit dma */ 70 #define DEV_HAS_CHECKSUM 0x0000010 /* device supports tx and rx checksum offloads */ 71 #define DEV_HAS_VLAN 0x0000020 /* device supports vlan tagging and striping */ 72 #define DEV_HAS_MSI 0x0000040 /* device supports MSI */ 73 #define DEV_HAS_MSI_X 0x0000080 /* device supports MSI-X */ 74 #define DEV_HAS_POWER_CNTRL 0x0000100 /* device supports power savings */ 75 #define DEV_HAS_STATISTICS_V1 0x0000200 /* device supports hw statistics version 1 */ [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/nbio/ |
D | nbio_7_9_0_offset.h | 29 // base address: 0x0 30 …BIF_BX0_PCIE_INDEX 0x000c 31 …e regBIF_BX0_PCIE_INDEX_BASE_IDX 0 32 …BIF_BX0_PCIE_DATA 0x000d 33 …e regBIF_BX0_PCIE_DATA_BASE_IDX 0 34 …BIF_BX0_PCIE_INDEX2 0x000e 35 …e regBIF_BX0_PCIE_INDEX2_BASE_IDX 0 36 …BIF_BX0_PCIE_DATA2 0x000f 37 …e regBIF_BX0_PCIE_DATA2_BASE_IDX 0 38 …BIF_BX0_PCIE_INDEX_HI 0x0010 [all …]
|
D | nbio_4_3_0_offset.h | 29 // base address: 0x0 30 …BIF_BX0_PCIE_INDEX 0x000c 31 …e regBIF_BX0_PCIE_INDEX_BASE_IDX 0 32 …BIF_BX0_PCIE_DATA 0x000d 33 …e regBIF_BX0_PCIE_DATA_BASE_IDX 0 34 …BIF_BX0_PCIE_INDEX2 0x000e 35 …e regBIF_BX0_PCIE_INDEX2_BASE_IDX 0 36 …BIF_BX0_PCIE_DATA2 0x000f 37 …e regBIF_BX0_PCIE_DATA2_BASE_IDX 0 38 …BIF_BX0_PCIE_INDEX_HI 0x0010 [all …]
|
D | nbio_7_2_0_offset.h | 26 // base address: 0x0 27 …BIF_CFG_DEV0_RC_VENDOR_ID 0x0000 28 …BIF_CFG_DEV0_RC_DEVICE_ID 0x0002 29 …BIF_CFG_DEV0_RC_COMMAND 0x0004 30 …BIF_CFG_DEV0_RC_STATUS 0x0006 31 …BIF_CFG_DEV0_RC_REVISION_ID 0x0008 32 …BIF_CFG_DEV0_RC_PROG_INTERFACE 0x0009 33 …BIF_CFG_DEV0_RC_SUB_CLASS 0x000a 34 …BIF_CFG_DEV0_RC_BASE_CLASS 0x000b 35 …BIF_CFG_DEV0_RC_CACHE_LINE 0x000c [all …]
|
D | nbio_7_7_0_offset.h | 29 // base address: 0x0 30 …NBCFG_SCRATCH_4 0x0078 34 // base address: 0x0 35 …BIF_CFG_DEV0_RC_VENDOR_ID 0x0000 36 …BIF_CFG_DEV0_RC_DEVICE_ID 0x0002 37 …BIF_CFG_DEV0_RC_COMMAND 0x0004 38 …BIF_CFG_DEV0_RC_STATUS 0x0006 39 …BIF_CFG_DEV0_RC_REVISION_ID 0x0008 40 …BIF_CFG_DEV0_RC_PROG_INTERFACE 0x0009 41 …BIF_CFG_DEV0_RC_SUB_CLASS 0x000a [all …]
|
/linux-6.14.4/drivers/gpu/drm/amd/include/asic_reg/nbif/ |
D | nbif_6_3_1_offset.h | 28 // base address: 0x0 29 …IRQ_BRIDGE_CNTL 0x003e 33 // base address: 0x0 34 …BIF_CFG_DEV0_EPF0_VENDOR_ID 0x0000 35 …BIF_CFG_DEV0_EPF0_DEVICE_ID 0x0002 36 …BIF_CFG_DEV0_EPF0_COMMAND 0x0004 37 …BIF_CFG_DEV0_EPF0_STATUS 0x0006 38 …BIF_CFG_DEV0_EPF0_REVISION_ID 0x0008 39 …BIF_CFG_DEV0_EPF0_PROG_INTERFACE 0x0009 40 …BIF_CFG_DEV0_EPF0_SUB_CLASS 0x000a [all …]
|
/linux-6.14.4/drivers/gpu/drm/msm/registers/adreno/ |
D | a6xx.xml | 25 <value name="TILE6_LINEAR" value="0"/> 31 <value value="0x02" name="FMT6_A8_UNORM"/> 32 <value value="0x03" name="FMT6_8_UNORM"/> 33 <value value="0x04" name="FMT6_8_SNORM"/> 34 <value value="0x05" name="FMT6_8_UINT"/> 35 <value value="0x06" name="FMT6_8_SINT"/> 37 <value value="0x08" name="FMT6_4_4_4_4_UNORM"/> 38 <value value="0x0a" name="FMT6_5_5_5_1_UNORM"/> 39 <value value="0x0c" name="FMT6_1_5_5_5_UNORM"/> <!-- read only --> 40 <value value="0x0e" name="FMT6_5_6_5_UNORM"/> [all …]
|
/linux-6.14.4/drivers/net/wireless/realtek/rtw89/ |
D | rtw8851b_table.c | 10 {0x704, 0x601E0500}, 11 {0x4000, 0x00000000}, 12 {0x4004, 0xCA014000}, 13 {0x4008, 0xC751D4F0}, 14 {0x400C, 0x44511475}, 15 {0x4010, 0x00000000}, 16 {0x4014, 0x00000000}, 17 {0x47BC, 0x00000380}, 18 {0x4018, 0x4F4C084B}, 19 {0x401C, 0x084A4E52}, [all …]
|
/linux-6.14.4/fs/nls/ |
D | nls_cp950.c | 17 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x00-0x07 */ 18 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x08-0x0F */ 19 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x10-0x17 */ 20 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x18-0x1F */ 21 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x20-0x27 */ 22 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x28-0x2F */ 23 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x30-0x37 */ 24 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x38-0x3F */ 25 0x3000,0xFF0C,0x3001,0x3002,0xFF0E,0x2027,0xFF1B,0xFF1A,/* 0x40-0x47 */ 26 0xFF1F,0xFF01,0xFE30,0x2026,0x2025,0xFE50,0xFE51,0xFE52,/* 0x48-0x4F */ [all …]
|