Searched +full:0 +full:x10048000 (Results 1 – 7 of 7) sorted by relevance
/linux-6.14.4/Documentation/devicetree/bindings/clock/ |
D | samsung,exynos4412-isp-clock.yaml | 58 reg = <0x10048000 0x1000>;
|
/linux-6.14.4/arch/arm64/boot/dts/mediatek/ |
D | mt7981b.dtsi | 15 #size-cells = <0>; 17 cpu@0 { 19 reg = <0x0>; 26 reg = <0x1>; 36 #clock-cells = <0>; 52 reg = <0 0x0c000000 0 0x40000>, /* GICD */ 53 <0 0x0c080000 0 0x200000>; /* GICR */ 62 reg = <0 0x10001000 0 0x1000>; 68 reg = <0 0x1001b000 0 0x1000>; 74 reg = <0 0x1001c000 0 0x1000>; [all …]
|
D | mt7988a.dtsi | 17 #size-cells = <0>; 19 cpu0: cpu@0 { 21 reg = <0x0>; 32 reg = <0x1>; 43 reg = <0x2>; 54 reg = <0x3>; 63 cluster0_opp: opp-table-0 { 89 #clock-cells = <0>; 111 reg = <0 0x43000000 0 0x50000>; 124 reg = <0 0x0c000000 0 0x40000>, /* GICD */ [all …]
|
D | mt7986a.dtsi | 21 #size-cells = <0>; 22 cpu0: cpu@0 { 24 reg = <0x0>; 32 reg = <0x1>; 40 reg = <0x2>; 48 reg = <0x3>; 58 #clock-cells = <0>; 73 reg = <0 0x43000000 0 0x30000>; 79 reg = <0 0x4fc00000 0 0x00100000>; 83 reg = <0 0x4fd00000 0 0x40000>; [all …]
|
/linux-6.14.4/arch/arm/boot/dts/samsung/ |
D | exynos4x12.dtsi | 70 #interconnect-cells = <0>; 80 #interconnect-cells = <0>; 120 #interconnect-cells = <0>; 211 reg = <0x11400000 0x1000>; 217 reg = <0x11000000 0x1000>; 229 reg = <0x03860000 0x1000>; 231 interrupts = <10 0>; 236 reg = <0x106e0000 0x1000>; 242 reg = <0x02020000 0x40000>; 245 ranges = <0 0x02020000 0x40000>; [all …]
|
/linux-6.14.4/drivers/net/ethernet/microchip/sparx5/ |
D | sparx5_main.c | 53 { TARGET_CPU, 0, 0 }, /* 0x600000000 */ 54 { TARGET_FDMA, 0x80000, 0 }, /* 0x600080000 */ 55 { TARGET_PCEP, 0x400000, 0 }, /* 0x600400000 */ 56 { TARGET_DEV2G5, 0x10004000, 1 }, /* 0x610004000 */ 57 { TARGET_DEV5G, 0x10008000, 1 }, /* 0x610008000 */ 58 { TARGET_PCS5G_BR, 0x1000c000, 1 }, /* 0x61000c000 */ 59 { TARGET_DEV2G5 + 1, 0x10010000, 1 }, /* 0x610010000 */ 60 { TARGET_DEV5G + 1, 0x10014000, 1 }, /* 0x610014000 */ 61 { TARGET_PCS5G_BR + 1, 0x10018000, 1 }, /* 0x610018000 */ 62 { TARGET_DEV2G5 + 2, 0x1001c000, 1 }, /* 0x61001c000 */ [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/qcom/ |
D | sm8450.dtsi | 39 #clock-cells = <0>; 45 #clock-cells = <0>; 52 #size-cells = <0>; 54 cpu0: cpu@0 { 57 reg = <0x0 0x0>; 62 qcom,freq-domain = <&cpufreq_hw 0>; 64 clocks = <&cpufreq_hw 0>; 81 reg = <0x0 0x100>; 86 qcom,freq-domain = <&cpufreq_hw 0>; 88 clocks = <&cpufreq_hw 0>; [all …]
|