Home
last modified time | relevance | path

Searched +full:0 +full:x010000 (Results 1 – 25 of 109) sorted by relevance

12345

/linux-6.14.4/arch/arm/mach-imx/
Dhardware.h21 (addr) - (module ## _BASE_ADDR) + (module ## _BASE_ADDR_VIRT) : 0)
35 * whole address space to [0xf4000000, 0xf5ffffff]. So [0xf6000000,0xfeffffff]
41 * IO 0x00200000+0x100000 -> 0xf4000000+0x100000
43 * AIPI 0x10000000+0x100000 -> 0xf4400000+0x100000
44 * SAHB1 0x80000000+0x100000 -> 0xf5000000+0x100000
45 * X_MEMC 0xdf000000+0x004000 -> 0xf5f00000+0x004000
47 * AIPS1 0x43f00000+0x100000 -> 0xf5300000+0x100000
48 * AIPS2 0x53f00000+0x100000 -> 0xf5700000+0x100000
49 * AVIC 0x68000000+0x100000 -> 0xf5800000+0x100000
51 * AIPI 0x10000000+0x100000 -> 0xf4400000+0x100000
[all …]
/linux-6.14.4/arch/arm64/boot/dts/freescale/
Dfsl-ls1028a-kontron-sl28.dts85 reg = <0x5>;
95 nvmem-cells = <&base_mac_address 0>;
118 flash@0 {
122 reg = <0>;
132 partition@0 {
133 reg = <0x000000 0x010000>;
139 reg = <0x010000 0x1d0000>;
145 reg = <0x200000 0x010000>;
150 reg = <0x210000 0x1d0000>;
155 reg = <0x3e0000 0x020000>;
[all …]
/linux-6.14.4/arch/arm/boot/dts/ti/omap/
Domap5-l4-abe.dtsi1 &l4_abe { /* 0x40100000 */
3 reg = <0x40100000 0x400>,
4 <0x40100400 0x400>;
10 ranges = <0x00000000 0x40100000 0x100000>, /* segment 0 */
11 <0x49000000 0x49000000 0x100000>;
12 segment@0 { /* 0x40100000 */
18 <0x00000000 0x00000000 0x000400>, /* ap 0 */
19 <0x00000400 0x00000400 0x000400>, /* ap 1 */
20 <0x00022000 0x00022000 0x001000>, /* ap 2 */
21 <0x00023000 0x00023000 0x001000>, /* ap 3 */
[all …]
Domap4-l4-abe.dtsi1 &l4_abe { /* 0x40100000 */
3 reg = <0x40100000 0x400>,
4 <0x40100400 0x400>;
10 ranges = <0x00000000 0x40100000 0x100000>, /* segment 0 */
11 <0x49000000 0x49000000 0x100000>;
12 segment@0 { /* 0x40100000 */
18 <0x00000000 0x00000000 0x000400>, /* ap 0 */
19 <0x00000400 0x00000400 0x000400>, /* ap 1 */
20 <0x00022000 0x00022000 0x001000>, /* ap 2 */
21 <0x00023000 0x00023000 0x001000>, /* ap 3 */
[all …]
Domap4460.dtsi12 cpu0: cpu@0 {
32 reg = <0x4a002260 0x4
33 0x4a00232C 0x4
34 0x4a002378 0x18>;
36 interrupts = <0 126 IRQ_TYPE_LEVEL_HIGH>; /* talert */
39 #thermal-sensor-cells = <0>;
45 reg = <0x4a307bd0 0x8>, <0x4a306014 0x4>,
46 <0x4A002268 0x4>;
52 1025000 0 0 0 0 0
53 1200000 0 0 0 0 0
[all …]
/linux-6.14.4/drivers/gpu/drm/nouveau/nvkm/subdev/vfn/
Dgv100.c28 .user = { 0x810000, 0x010000, { -1, -1, VOLTA_USERMODE_A } },
35 return nvkm_vfn_new_(&gv100_vfn, device, type, inst, 0, pvfn); in gv100_vfn_new()
Dga100.c30 { NVKM_ENGINE_DISP , 0, 4, 0x04000000, true },
31 { NVKM_SUBDEV_GPIO , 0, 4, 0x00200000, true },
32 { NVKM_SUBDEV_I2C , 0, 4, 0x00200000, true },
33 { NVKM_SUBDEV_PRIVRING, 0, 4, 0x40000000, true },
41 .user = { 0x030000, 0x010000, { -1, -1, AMPERE_USERMODE_A } },
49 return r535_vfn_new(&ga100_vfn, device, type, inst, 0xb80000, pvfn); in ga100_vfn_new()
51 return nvkm_vfn_new_(&ga100_vfn, device, type, inst, 0xb80000, pvfn); in ga100_vfn_new()
Dtu102.c33 nvkm_wr32(vfn->subdev.device, vfn->addr.priv + 0x1000 + (leaf * 4), mask); in tu102_vfn_intr_reset()
41 nvkm_wr32(vfn->subdev.device, vfn->addr.priv + 0x1200 + (leaf * 4), mask); in tu102_vfn_intr_allow()
49 nvkm_wr32(vfn->subdev.device, vfn->addr.priv + 0x1400 + (leaf * 4), mask); in tu102_vfn_intr_block()
57 nvkm_wr32(vfn->subdev.device, vfn->addr.priv + 0x1608, 0x0000000f); in tu102_vfn_intr_rearm()
65 nvkm_wr32(vfn->subdev.device, vfn->addr.priv + 0x1610, 0x0000000f); in tu102_vfn_intr_unarm()
73 u32 intr_top = nvkm_rd32(device, vfn->addr.priv + 0x1600); in tu102_vfn_intr_pending()
74 int pending = 0, leaf; in tu102_vfn_intr_pending()
76 for (leaf = 0; leaf < 8; leaf++) { in tu102_vfn_intr_pending()
78 intr->stat[leaf] = nvkm_rd32(device, vfn->addr.priv + 0x1000 + (leaf * 4)); in tu102_vfn_intr_pending()
82 intr->stat[leaf] = 0; in tu102_vfn_intr_pending()
[all …]
/linux-6.14.4/arch/mips/include/asm/mach-rc32434/
Drb.h10 #define REGBASE 0x18000000
12 #define UART0BASE 0x58000
14 #define DEV0BASE 0x010000
15 #define DEV0MASK 0x010004
16 #define DEV0C 0x010008
17 #define DEV0T 0x01000C
18 #define DEV1BASE 0x010010
19 #define DEV1MASK 0x010014
20 #define DEV1C 0x010018
21 #define DEV1TC 0x01001C
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/arm/
Darm,juno-fpga-apb-regs.yaml31 "^led@[0-9a-f]+,[0-9a-f]$":
47 reg = <0x010000 0x1000>;
48 ranges = <0x0 0x10000 0x1000>;
52 led@8,0 {
54 reg = <0x08 0x04>;
55 offset = <0x08>;
56 mask = <0x01>;
57 label = "vexpress:0";
/linux-6.14.4/Documentation/hwmon/
Dw83791d.rst10 Addresses scanned: I2C 0x2c - 0x2f
40 (default 0)
49 (default 0)
51 Use 'reset=1' to reset the chip (via index 0x40, bit 7). The default
56 a certain chip. Example usage is `force_subclients=0,0x2f,0x4a,0x4b`
57 to force the subclients of chip 0x2f on bus 0 to i2c addresses
58 0x4a and 0x4b.
90 set for each fan separately. Valid values range from 0 (stop) to 255 (full).
157 in0 (VCORE) 0x000001 0x000001
158 in1 (VINR0) 0x000002 0x002000 <== mismatch
[all …]
/linux-6.14.4/arch/mips/boot/dts/qca/
Dar9132_tl_wr1043nd_v1.dts13 memory@0 {
15 reg = <0x0 0x2000000>;
20 #clock-cells = <0>;
27 button-0 {
44 led-0 {
87 flash@0 {
91 reg = <0>;
94 partition@0 {
96 reg = <0x000000 0x020000>;
101 reg = <0x020000 0x7D0000>;
[all …]
/linux-6.14.4/drivers/clk/imx/
Dclk-imx8-acm.c135 … IMX_ADMA_ACM_AUD_CLK0_SEL, imx8qm_aud_clk_sels, ARRAY_SIZE(imx8qm_aud_clk_sels), 0x000000, 0, 5 },
136 … IMX_ADMA_ACM_AUD_CLK1_SEL, imx8qm_aud_clk_sels, ARRAY_SIZE(imx8qm_aud_clk_sels), 0x010000, 0, 5 },
137 …MX_ADMA_ACM_MCLKOUT0_SEL, imx8qm_mclk_out_sels, ARRAY_SIZE(imx8qm_mclk_out_sels), 0x020000, 0, 3 },
138 …MX_ADMA_ACM_MCLKOUT1_SEL, imx8qm_mclk_out_sels, ARRAY_SIZE(imx8qm_mclk_out_sels), 0x030000, 0, 3 },
139 …SRC0_MUX_CLK_SEL, imx8qm_asrc_mux_clk_sels, ARRAY_SIZE(imx8qm_asrc_mux_clk_sels), 0x040000, 0, 2 },
140 …el", IMX_ADMA_ACM_ESAI0_MCLK_SEL, imx8qm_mclk_sels, ARRAY_SIZE(imx8qm_mclk_sels), 0x060000, 0, 2 },
141 …el", IMX_ADMA_ACM_ESAI1_MCLK_SEL, imx8qm_mclk_sels, ARRAY_SIZE(imx8qm_mclk_sels), 0x070000, 0, 2 },
142 …sel", IMX_ADMA_ACM_SAI0_MCLK_SEL, imx8qm_mclk_sels, ARRAY_SIZE(imx8qm_mclk_sels), 0x0E0000, 0, 2 },
143 …sel", IMX_ADMA_ACM_SAI1_MCLK_SEL, imx8qm_mclk_sels, ARRAY_SIZE(imx8qm_mclk_sels), 0x0F0000, 0, 2 },
144 …sel", IMX_ADMA_ACM_SAI2_MCLK_SEL, imx8qm_mclk_sels, ARRAY_SIZE(imx8qm_mclk_sels), 0x100000, 0, 2 },
[all …]
/linux-6.14.4/Documentation/devicetree/bindings/net/
Dnxp,netc-blk-ctrl.yaml54 "^pcie@[0-9a-f]+$":
75 reg = <0x0 0x4cde0000 0x0 0x10000>,
76 <0x0 0x4cdf0000 0x0 0x10000>,
77 <0x0 0x4c81000c 0x0 0x18>;
88 reg = <0x0 0x4cb00000 0x0 0x100000>;
92 bus-range = <0x1 0x1>;
93 ranges = <0x82000000 0x0 0x4cce0000 0x0 0x4cce0000 0x0 0x20000
94 0xc2000000 0x0 0x4cd10000 0x0 0x4cd10000 0x0 0x10000>;
96 mdio@0,0 {
98 reg = <0x010000 0 0 0 0>;
[all …]
/linux-6.14.4/drivers/scsi/aic94xx/
Daic94xx_sds.h17 #define FLASH_MANUF_ID_AMD 0x01
18 #define FLASH_MANUF_ID_ST 0x20
19 #define FLASH_MANUF_ID_FUJITSU 0x04
20 #define FLASH_MANUF_ID_MACRONIX 0xC2
21 #define FLASH_MANUF_ID_INTEL 0x89
22 #define FLASH_MANUF_ID_UNKNOWN 0xFF
24 #define FLASH_DEV_ID_AM29LV008BT 0x3E
25 #define FLASH_DEV_ID_AM29LV800DT 0xDA
26 #define FLASH_DEV_ID_STM29W800DT 0xD7
27 #define FLASH_DEV_ID_STM29LV640 0xDE
[all …]
/linux-6.14.4/include/linux/
Dqnx6_fs.h17 #define QNX6_FILE_DIRECTORY 0x01
18 #define QNX6_FILE_DELETED 0x02
19 #define QNX6_FILE_NORMAL 0x03
21 #define QNX6_SUPERBLOCK_SIZE 0x200 /* superblock always is 512 bytes */
22 #define QNX6_SUPERBLOCK_AREA 0x1000 /* area reserved for superblock */
23 #define QNX6_BOOTBLOCK_SIZE 0x2000 /* heading bootblock area */
24 #define QNX6_DIR_ENTRY_SIZE 0x20 /* dir entry size of 32 bytes */
25 #define QNX6_INODE_SIZE 0x80 /* each inode is 128 bytes */
36 #define QNX6_MOUNT_MMI_FS 0x010000 /* mount as Audi MMI 3G fs */
/linux-6.14.4/drivers/ntb/hw/intel/
Dntb_hw_gen4.h9 #define PCI_DEVICE_REVISION_ICX_MIN 0x2
10 #define PCI_DEVICE_REVISION_ICX_MAX 0xF
14 #define GEN4_IMBAR23SZ_OFFSET 0x00c4
15 #define GEN4_IMBAR45SZ_OFFSET 0x00c5
16 #define GEN4_EMBAR23SZ_OFFSET 0x00c6
17 #define GEN4_EMBAR45SZ_OFFSET 0x00c7
18 #define GEN4_DEVCTRL_OFFSET 0x0048
19 #define GEN4_DEVSTS_OFFSET 0x004a
20 #define GEN4_UNCERRSTS_OFFSET 0x0104
21 #define GEN4_CORERRSTS_OFFSET 0x0110
[all …]
/linux-6.14.4/arch/m68k/include/asm/
Damigayle.h25 #define GAYLE_RAM (0x600000+zTwoBase)
26 #define GAYLE_RAMSIZE (0x400000)
27 #define GAYLE_ATTRIBUTE (0xa00000+zTwoBase)
28 #define GAYLE_ATTRIBUTESIZE (0x020000)
29 #define GAYLE_IO (0xa20000+zTwoBase) /* 16bit and even 8bit registers */
30 #define GAYLE_IOSIZE (0x010000)
31 #define GAYLE_IO_8BITODD (0xa30000+zTwoBase) /* odd 8bit registers */
40 u_char pad0[0x1000-1];
43 u_char pad1[0x1000-1];
46 u_char pad2[0x1000-1];
[all …]
/linux-6.14.4/arch/powerpc/include/asm/nohash/
Dpte-e500.h13 #define _PAGE_PRESENT 0x000001 /* software: pte contains a translation */
14 #define _PAGE_SW1 0x000002
15 #define _PAGE_BAP_SR 0x000004
16 #define _PAGE_BAP_UR 0x000008
17 #define _PAGE_BAP_SW 0x000010
18 #define _PAGE_BAP_UW 0x000020
19 #define _PAGE_BAP_SX 0x000040
20 #define _PAGE_BAP_UX 0x000080
21 #define _PAGE_PSIZE_MSK 0x000f00
22 #define _PAGE_TSIZE_4K 0x000100
[all …]
/linux-6.14.4/tools/include/uapi/asm-generic/
Dmman-common.h10 #define PROT_READ 0x1 /* page can be read */
11 #define PROT_WRITE 0x2 /* page can be written */
12 #define PROT_EXEC 0x4 /* page can be executed */
13 #define PROT_SEM 0x8 /* page may be used for atomic ops */
14 /* 0x10 reserved for arch-specific use */
15 /* 0x20 reserved for arch-specific use */
16 #define PROT_NONE 0x0 /* page can not be accessed */
17 #define PROT_GROWSDOWN 0x01000000 /* mprotect flag: extend change to start of growsdown vma */
18 #define PROT_GROWSUP 0x02000000 /* mprotect flag: extend change to end of growsup vma */
20 /* 0x01 - 0x03 are defined in linux/mman.h */
[all …]
/linux-6.14.4/include/uapi/asm-generic/
Dmman-common.h10 #define PROT_READ 0x1 /* page can be read */
11 #define PROT_WRITE 0x2 /* page can be written */
12 #define PROT_EXEC 0x4 /* page can be executed */
13 #define PROT_SEM 0x8 /* page may be used for atomic ops */
14 /* 0x10 reserved for arch-specific use */
15 /* 0x20 reserved for arch-specific use */
16 #define PROT_NONE 0x0 /* page can not be accessed */
17 #define PROT_GROWSDOWN 0x01000000 /* mprotect flag: extend change to start of growsdown vma */
18 #define PROT_GROWSUP 0x02000000 /* mprotect flag: extend change to end of growsup vma */
20 /* 0x01 - 0x03 are defined in linux/mman.h */
[all …]
/linux-6.14.4/arch/powerpc/boot/dts/
Dpdm360ng.dts23 reg = <0x00000000 0x20000000>; // 512MB at 0
27 bank-width = <0x1>;
28 chips = <0x1>;
30 partition@0 {
32 reg = <0x0 0x40000000>;
37 ranges = <0x0 0x0 0xf0000000 0x10000000 /* Flash */
38 0x2 0x0 0x50040000 0x00020000>; /* CS2: MRAM */
40 flash@0,0 {
42 reg = <0 0x00000000 0x08000000
43 0 0x08000000 0x08000000>;
[all …]
/linux-6.14.4/arch/arm64/boot/dts/ti/
Dk3-j784s4-main.dtsi11 reg = <0x00 0x67800000 0x00 0x00080000>,
12 <0x00 0x67e00000 0x00 0x0000c000>;
18 ti,sci-proc-ids = <0x33 0xff>;
24 reg = <0x00 0x02920000 0x00 0x1000>,
25 <0x00 0x02927000 0x00 0x400>,
26 <0x00 0x0e000000 0x00 0x00800000>,
27 <0x44 0x00000000 0x00 0x00001000>;
28 ranges = <0x01000000 0x0 0x00001000 0x44 0x00001000 0x0 0x0010000>,
29 <0x02000000 0x0 0x00011000 0x44 0x00011000 0x0 0x7fef000>;
37 clocks = <&k3_clks 334 0>;
[all …]
/linux-6.14.4/sound/drivers/vx/
Dvx_cmd.c19 [CMD_VERSION] = { 0x010000, 2, RMH_SSIZE_FIXED, 1 },
20 [CMD_SUPPORTED] = { 0x020000, 1, RMH_SSIZE_FIXED, 2 },
21 [CMD_TEST_IT] = { 0x040000, 1, RMH_SSIZE_FIXED, 1 },
22 [CMD_SEND_IRQA] = { 0x070001, 1, RMH_SSIZE_FIXED, 0 },
23 [CMD_IBL] = { 0x080000, 1, RMH_SSIZE_FIXED, 4 },
24 [CMD_ASYNC] = { 0x0A0000, 1, RMH_SSIZE_ARG, 0 },
25 [CMD_RES_PIPE] = { 0x400000, 1, RMH_SSIZE_FIXED, 0 },
26 [CMD_FREE_PIPE] = { 0x410000, 1, RMH_SSIZE_FIXED, 0 },
27 [CMD_CONF_PIPE] = { 0x42A101, 2, RMH_SSIZE_FIXED, 0 },
28 [CMD_ABORT_CONF_PIPE] = { 0x42A100, 2, RMH_SSIZE_FIXED, 0 },
[all …]
/linux-6.14.4/drivers/pci/controller/
Dpcie-rcar.h12 #define PCIECAR 0x000010
13 #define PCIECCTLR 0x000018
15 #define TYPE0 (0 << 8)
17 #define PCIECDR 0x000020
18 #define PCIEMSR 0x000028
19 #define PCIEINTXR 0x000400
21 #define PCIEPHYSR 0x0007f0
22 #define PHYRDY BIT(0)
23 #define PCIEMSITXR 0x000840
26 #define PCIETCTLR 0x02000
[all …]

12345