Home
last modified time | relevance | path

Searched +full:- +full:x (Results 1 – 25 of 2143) sorted by relevance

12345678910>>...86

/aosp_15_r20/external/executorch/extension/llm/custom_ops/spinquant/test/
H A Dfast_hadamard_transform_special_unstrided_cpu.h8 void hadamard_mult_12(T* x) { in hadamard_mult_12() argument
10 out[0] = + x[0] - x[1] - x[2] - x[3] - x[4] - x[5] - x[6] - x[7] - x[8] - x[9] - x[10] - x[11]; in hadamard_mult_12()
11 out[1] = + x[0] + x[1] - x[2] + x[3] - x[4] - x[5] - x[6] + x[7] + x[8] + x[9] - x[10] + x[11]; in hadamard_mult_12()
12 out[2] = + x[0] + x[1] + x[2] - x[3] + x[4] - x[5] - x[6] - x[7] + x[8] + x[9] + x[10] - x[11]; in hadamard_mult_12()
13 out[3] = + x[0] - x[1] + x[2] + x[3] - x[4] + x[5] - x[6] - x[7] - x[8] + x[9] + x[10] + x[11]; in hadamard_mult_12()
14 out[4] = + x[0] + x[1] - x[2] + x[3] + x[4] - x[5] + x[6] - x[7] - x[8] - x[9] + x[10] + x[11]; in hadamard_mult_12()
15 out[5] = + x[0] + x[1] + x[2] - x[3] + x[4] + x[5] - x[6] + x[7] - x[8] - x[9] - x[10] + x[11]; in hadamard_mult_12()
16 out[6] = + x[0] + x[1] + x[2] + x[3] - x[4] + x[5] + x[6] - x[7] + x[8] - x[9] - x[10] - x[11]; in hadamard_mult_12()
17 out[7] = + x[0] - x[1] + x[2] + x[3] + x[4] - x[5] + x[6] + x[7] - x[8] + x[9] - x[10] - x[11]; in hadamard_mult_12()
18 out[8] = + x[0] - x[1] - x[2] + x[3] + x[4] + x[5] - x[6] + x[7] + x[8] - x[9] + x[10] - x[11]; in hadamard_mult_12()
[all …]
/aosp_15_r20/external/executorch/extension/llm/custom_ops/spinquant/
H A Dfast_hadamard_transform_special.h9 T x[12]; in hadamard_mult_12_strided() local
11 x[0] = input[0 * stride]; in hadamard_mult_12_strided()
12 x[1] = input[1 * stride]; in hadamard_mult_12_strided()
13 x[2] = input[2 * stride]; in hadamard_mult_12_strided()
14 x[3] = input[3 * stride]; in hadamard_mult_12_strided()
15 x[4] = input[4 * stride]; in hadamard_mult_12_strided()
16 x[5] = input[5 * stride]; in hadamard_mult_12_strided()
17 x[6] = input[6 * stride]; in hadamard_mult_12_strided()
18 x[7] = input[7 * stride]; in hadamard_mult_12_strided()
19 x[8] = input[8 * stride]; in hadamard_mult_12_strided()
[all …]
/aosp_15_r20/external/pcre/testdata/
H A Dtestoutput78 /\x{100}ab/utf
9 \x{100}ab
10 0: \x{100}ab
12 /a\x{100}*b/utf
15 a\x{100}b
16 0: a\x{100}b
17 a\x{100}\x{100}b
18 0: a\x{100}\x{100}b
20 /a\x{100}+b/utf
21 a\x{100}b
[all …]
H A Dtestoutput417 0: a\x{7f}b
18 a\x{100}b
19 0: a\x{100}b
25 a\x{4000}xyb
26 0: a\x{4000}xyb
27 1: \x{4000}xy
28 a\x{4000}\x7fyb
29 0: a\x{4000}\x{7f}yb
30 1: \x{4000}\x{7f}y
31 a\x{4000}\x{100}yb
[all …]
H A Dtestinput416 a\x{100}b
21 a\x{4000}xyb
22 a\x{4000}\x7fyb
23 a\x{4000}\x{100}yb
25 a\x{4000}b
32 a\x{100}b
38 a\x{100}b
44 a\x{240}bcd
50 a\x{240}bcd
56 a\x{240}bcd
[all …]
H A Dtestinput78 /\x{100}ab/utf
9 \x{100}ab
11 /a\x{100}*b/utf
13 a\x{100}b
14 a\x{100}\x{100}b
16 /a\x{100}+b/utf
17 a\x{100}b
18 a\x{100}\x{100}b
25 \x{300}Xoanon
34 \x{300}Xoanon
[all …]
H A Dtestinput51 # This set of tests checks the API, internals, and non-Perl stuff for UTF
3 # results in 8-bit, 16-bit, and 32-bit modes are excluded (see tests 10 and
11 # However, it *is* in that file for Unicode 10, but when I came to re-check,
14 # 2066-2069 are graphic and printable according to Perl, though they are
19 \x{061c}
23 \x{61c}
24 \x{2066}
25 \x{2067}
26 \x{2068}
27 \x{2069}
[all …]
H A Dtestoutput51 # This set of tests checks the API, internals, and non-Perl stuff for UTF
3 # results in 8-bit, 16-bit, and 32-bit modes are excluded (see tests 10 and
11 # However, it *is* in that file for Unicode 10, but when I came to re-check,
14 # 2066-2069 are graphic and printable according to Perl, though they are
19 \x{061c}
20 0: \x{61c}
24 \x{61c}
26 \x{2066}
28 \x{2067}
30 \x{2068}
[all …]
/aosp_15_r20/packages/modules/GeoTZ/data_pipeline/src/test/java/com/android/timezone/location/data_pipeline/steps/geojsontz_to_tzs2polygons/data/
DEurope_London_tzs2polygons.prototxt10 x: 0.5201278895565369
11 y: -0.1298231568626014
15 x: 0.5204172590143923
16 y: -0.12984512328259235
20 x: 0.5206677375977294
21 y: -0.12983420904228055
25 x: 0.5209318179268482
26 y: -0.12979382524767732
30 x: 0.5212253608327297
31 y: -0.12971202740695995
[all …]
/aosp_15_r20/packages/modules/GeoTZ/data_pipeline/src/test/java/com/android/timezone/location/data_pipeline/steps/canonicalizetzs2polygons/data/output_polygons/
DAmerica_Argentina_Buenos_Aires_tzs2polygons.prototxt10 x: 0.8166105692927096
11 y: -0.03464153862048509
15 x: 0.8166098744003123
16 y: -0.03464202315683241
20 x: 0.81660556003802
21 y: -0.03463268787337156
25 x: 0.8166061894408025
26 y: -0.034632086330221586
30 x: 0.8166056575801758
31 y: -0.03463015051002887
[all …]
DEurope_London_tzs2polygons.prototxt10 x: 0.8166105692927096
11 y: -0.03464153862048509
15 x: 0.8166098744003123
16 y: -0.03464202315683241
20 x: 0.81660556003802
21 y: -0.03463268787337156
25 x: 0.8166061894408025
26 y: -0.034632086330221586
30 x: 0.8166056575801758
31 y: -0.03463015051002887
[all …]
/aosp_15_r20/external/mesa3d/src/intel/isl/
H A Disl_format.c65 #define x 0xFFFF macro
81 * smpl - Sampling Engine
82 * filt - Sampling Engine Filtering
83 * shad - Sampling Engine Shadow Map
84 * CK - Sampling Engine Chroma Key
85 * RT - Render Target
86 * AB - Alpha Blend Render Target
87 * VB - Input Vertex Buffer
88 * SO - Steamed Output Vertex Buffers (transform feedback)
89 * color - Color Processing
[all …]
/aosp_15_r20/packages/modules/GeoTZ/data_pipeline/src/test/java/com/android/timezone/location/data_pipeline/steps/canonicalizetzs2polygons/data/input_polygons/
DAmerica_Argentina_Cordoba_tzs2polygons.prototxt10 x: 0.8166105692927096
11 y: -0.03464153862048509
15 x: 0.8166098744003123
16 y: -0.03464202315683241
20 x: 0.81660556003802
21 y: -0.03463268787337156
25 x: 0.8166061894408025
26 y: -0.034632086330221586
30 x: 0.8166056575801758
31 y: -0.03463015051002887
[all …]
DGB_tzs2polygons.prototxt10 x: 0.8166105692927096
11 y: -0.03464153862048509
15 x: 0.8166098744003123
16 y: -0.03464202315683241
20 x: 0.81660556003802
21 y: -0.03463268787337156
25 x: 0.8166061894408025
26 y: -0.034632086330221586
30 x: 0.8166056575801758
31 y: -0.03463015051002887
[all …]
/aosp_15_r20/prebuilts/vndk/v32/x86_64/arch-x86-x86_64/shared/vndk-core/
Dlibpcre2.so ... x x x x x x x x x x x x x x x x x x x x x ...
/aosp_15_r20/prebuilts/vndk/v31/x86_64/arch-x86-x86_64/shared/vndk-core/
Dlibpcre2.so ... x x x x x x x x x x x x x x x x x x x x x ...
/aosp_15_r20/prebuilts/vndk/v30/x86/arch-x86/shared/vndk-sp/
DlibRSCpuRef.so__cxa_atexit __cxa_finalize __stack_chk_fail _ZN7android12renderscript12gArchUseSIMDE _ZN7android12renderscript15RsdCpuReference12getTlsScriptEv _ZN7android12renderscript15RsdCpuReference13getTlsContextEv _ZN7android12renderscript15RsdCpuReference15getThreadTLSKeyEv _ZN7android12renderscript15RsdCpuReference6createEPNS0_7ContextEjjPFPKNS1_9CpuSymbolES3_PKcEPFPNS1_9CpuScriptES3_PKNS0_6ScriptEEPFS8_S8_jES8_ _ZN7android12renderscript15RsdCpuReferenceD0Ev _ZN7android12renderscript15RsdCpuReferenceD1Ev _ZN7android12renderscript15RsdCpuReferenceD2Ev _ZN7android12renderscript16RsdCpuScriptImpl4initEPKcS3_PKhjjS3_ _ZN7android12renderscript16RsdCpuScriptImplC1EPNS0_19RsdCpuReferenceImplEPKNS0_6ScriptE _ZN7android12renderscript16rsdIntrinsic_LUTEPNS0_19RsdCpuReferenceImplEPKNS0_6ScriptEPKNS0_7ElementE _ZN7android12renderscript17rsdIntrinsic_BLASEPNS0_19RsdCpuReferenceImplEPKNS0_6ScriptEPKNS0_7ElementE _ZN7android12renderscript17rsdIntrinsic_BlurEPNS0_19RsdCpuReferenceImplEPKNS0_6ScriptEPKNS0_7ElementE _ZN7android12renderscript18CpuScriptGroupImpl4initEv _ZN7android12renderscript18CpuScriptGroupImplC1EPNS0_19RsdCpuReferenceImplEPKNS0_15ScriptGroupBaseE _ZN7android12renderscript18rsdIntrinsic_3DLUTEPNS0_19RsdCpuReferenceImplEPKNS0_6ScriptEPKNS0_7ElementE ...
/aosp_15_r20/cts/hostsidetests/sustainedperf/dhrystone/
H A DDrystone-2.1.sh12 if test -f 'Rationale'
14 echo shar: "will not over-write existing file 'Rationale'"
16 sed 's/^X//' << \SHAR_EOF > 'Rationale'
18 X
19 X Reinhold P. Weicker
20 X Siemens AG, E STE 35
21 X Postfach 3240
22 X D-8520 Erlangen
23 X Germany (West)
24 X
[all …]
/aosp_15_r20/external/llvm/test/CodeGen/Hexagon/
H A Dv60Intrins.ll1 ; RUN: llc -march=hexagon -mcpu=hexagonv60 -O2 -disable-post-ra < %s | FileCheck %s
3 ; CHECK: q{{[0-3]}} = vand(v{{[0-9]*}},r{{[0-9]*}})
4 ; CHECK: q{{[0-3]}} = vsetq(r{{[0-9]*}})
5 ; CHECK: q{{[0-3]}} |= vand(v{{[0-9]*}},r{{[0-9]*}})
6 ; CHECK: v{{[0-9]*}} = vand(q{{[0-3]}},r{{[0-9]*}})
7 ; CHECK: q{{[0-3]}} = vcmp.eq(v{{[0-9]*}}.b,v{{[0-9]*}}.b)
8 ; CHECK: v{{[0-9]*}} = vand(q{{[0-3]}},r{{[0-9]*}})
9 ; CHECK: q{{[0-3]}} = vcmp.eq(v{{[0-9]*}}.h,v{{[0-9]*}}.h)
10 ; CHECK: v{{[0-9]*}} = vand(q{{[0-3]}},r{{[0-9]*}})
11 ; CHECK: q{{[0-3]}} = vcmp.eq(v{{[0-9]*}}.w,v{{[0-9]*}}.w)
[all …]
/aosp_15_r20/external/llvm/test/CodeGen/AArch64/
H A Darm64-vshift.ll1 ; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple -enable-misched=false | FileCheck %s
3 define <8 x i8> @sqshl8b(<8 x i8>* %A, <8 x i8>* %B) nounwind {
4 ;CHECK-LABEL: sqshl8b:
6 %tmp1 = load <8 x i8>, <8 x i8>* %A
7 %tmp2 = load <8 x i8>, <8 x i8>* %B
8 %tmp3 = call <8 x i8> @llvm.aarch64.neon.sqshl.v8i8(<8 x i8> %tmp1, <8 x i8> %tmp2)
9 ret <8 x i8> %tmp3
12 define <4 x i16> @sqshl4h(<4 x i16>* %A, <4 x i16>* %B) nounwind {
13 ;CHECK-LABEL: sqshl4h:
15 %tmp1 = load <4 x i16>, <4 x i16>* %A
[all …]
H A Darm64-neon-2velem.ll1 ; RUN: llc < %s -verify-machineinstrs -mtriple=arm64-none-linux-gnu -mattr=+neon -fp-contract=fast …
3 declare <2 x double> @llvm.aarch64.neon.fmulx.v2f64(<2 x double>, <2 x double>)
5 declare <4 x float> @llvm.aarch64.neon.fmulx.v4f32(<4 x float>, <4 x float>)
7 declare <2 x float> @llvm.aarch64.neon.fmulx.v2f32(<2 x float>, <2 x float>)
9 declare <4 x i32> @llvm.aarch64.neon.sqrdmulh.v4i32(<4 x i32>, <4 x i32>)
11 declare <2 x i32> @llvm.aarch64.neon.sqrdmulh.v2i32(<2 x i32>, <2 x i32>)
13 declare <8 x i16> @llvm.aarch64.neon.sqrdmulh.v8i16(<8 x i16>, <8 x i16>)
15 declare <4 x i16> @llvm.aarch64.neon.sqrdmulh.v4i16(<4 x i16>, <4 x i16>)
17 declare <4 x i32> @llvm.aarch64.neon.sqdmulh.v4i32(<4 x i32>, <4 x i32>)
19 declare <2 x i32> @llvm.aarch64.neon.sqdmulh.v2i32(<2 x i32>, <2 x i32>)
[all …]
/aosp_15_r20/external/fonttools/Tests/ttLib/data/
H A Dvarc-ac00-ac01-500upem.ttx1 <?xml version="1.0" encoding="UTF-8"?>
5 <!-- The 'id' attribute is only for humans; it is ignored when parsed. -->
17 <descent value="-143"/>
35 <!-- Most of this table will be recalculated by the compiler -->
54 <!-- The fields 'usFirstCharIndex' and 'usLastCharIndex'
55 will be recalculated by the compiler -->
108 <mtx name="glyph00003" width="483" lsb="-207"/>
109 <mtx name="glyph00004" width="483" lsb="-155"/>
110 <mtx name="glyph00005" width="483" lsb="-258"/>
118 <map code="0xac00" name="uniAC00"/><!-- HANGUL SYLLABLE GA -->
[all …]
/aosp_15_r20/external/fonttools/Tests/varLib/data/test_results/
H A DBuild.ttx1 <?xml version="1.0" encoding="UTF-8"?>
19 <!-- RegionAxisCount=2 -->
20 <!-- RegionCount=2 -->
23 <StartCoord value="-1.0"/>
24 <PeakCoord value="-1.0"/>
46 <!-- VarDataCount=1 -->
48 <!-- ItemCount=5 -->
50 <!-- VarRegionCount=2 -->
53 <Item index="0" value="[-10, 17]"/>
54 <Item index="1" value="[-7, 63]"/>
[all …]
/aosp_15_r20/external/gmmlib/Source/GmmLib/Utility/CpuSwizzleBlt/
H A DCpuSwizzleBlt.c22 // clang-format off
23 // CpuSwizzleBlt.c - Surface swizzling definitions and BLT functionality.
29 …NT_SUPPORT // Support for Partial Element Transfer (e.g. separating/merging depth-stencil).
40 /* Pixel-based surfaces commonly stored in memory row-by-row. This convention
41 has simple "y * Pitch + x" addressing but has spatial locality only in
42 horizontal direction--i.e. horizontal pixel neighbors stored next to each other
45 Since many graphics operations involve multi-dimensional data access, to
47 alternative storage conventions which have multi-dimensional spatial locality--
51 "Tiling/Swizzling" is storage convention that increases multi-dimensional
53 laid out in row-major order across surface, with entire content of each tile
[all …]
/aosp_15_r20/external/llvm/test/CodeGen/ARM/
H A Dvshl.ll1 ; RUN: llc -mtriple=arm-eabi -mattr=+neon %s -o - | FileCheck %s
3 define <8 x i8> @vshls8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
4 ;CHECK-LABEL: vshls8:
6 %tmp1 = load <8 x i8>, <8 x i8>* %A
7 %tmp2 = load <8 x i8>, <8 x i8>* %B
8 %tmp3 = call <8 x i8> @llvm.arm.neon.vshifts.v8i8(<8 x i8> %tmp1, <8 x i8> %tmp2)
9 ret <8 x i8> %tmp3
12 define <4 x i16> @vshls16(<4 x i16>* %A, <4 x i16>* %B) nounwind {
13 ;CHECK-LABEL: vshls16:
15 %tmp1 = load <4 x i16>, <4 x i16>* %A
[all …]

12345678910>>...86