Searched defs:LDWX_OPCODE (Results 1 – 6 of 6) sorted by relevance
| /aosp_15_r20/hardware/google/apf/ |
| D | apf.h | 139 #define LDWX_OPCODE 6 // Load 4 byte from immediate offset plus register, e.g. "ldwx R0, [5+R0]" macro
|
| /aosp_15_r20/hardware/google/apf/v4/ |
| D | apf.h | 139 #define LDWX_OPCODE 6 // Load 4 byte from immediate offset plus register, e.g. "ldwx R0, [5+R0]" macro
|
| /aosp_15_r20/hardware/google/apf/v7/ |
| D | apf.h | 173 #define LDWX_OPCODE 6 // Load 4 bytes from immediate offset plus register, e.g. "ldwx R0, [5+R0]" macro
|
| D | apf_interpreter.c | 229 #define LDWX_OPCODE 6 /* Load 4 bytes from immediate offset plus register, e.g. "ldwx R0, [5+R0]"… macro
|
| /aosp_15_r20/hardware/google/apf/v6/ |
| D | apf_interpreter.c | 229 #define LDWX_OPCODE 6 /* Load 4 bytes from immediate offset plus register, e.g. "ldwx R0, [5+R0]"… macro
|
| /aosp_15_r20/hardware/google/apf/devtools/ |
| D | apf_interpreter.c | 229 #define LDWX_OPCODE 6 /* Load 4 bytes from immediate offset plus register, e.g. "ldwx R0, [5+R0]"… macro
|