| /aosp_15_r20/external/intel-media-driver/media_softlet/agnostic/Xe_R/Xe_HPG_Base/hw/ |
| H A D | mhw_render_hwcmd_xe_hpg.h | 844 struct GPGPU_CSR_BASE_ADDRESS_CMD struct
847 {
858 } DW0;
860 {
867 } DW1_2;
871 enum _3D_COMMAND_SUB_OPCODE
876 enum _3D_COMMAND_OPCODE
881 enum COMMAND_SUBTYPE
886 enum COMMAND_TYPE
894 GPGPU_CSR_BASE_ADDRESS_CMD() in GPGPU_CSR_BASE_ADDRESS_CMD() function
[all …]
|
| /aosp_15_r20/external/intel-media-driver/media_driver/agnostic/Xe_R/Xe_HP_base/hw/render/ |
| H A D | mhw_render_hwcmd_xe_hp_base.h | 800 struct GPGPU_CSR_BASE_ADDRESS_CMD struct
803 {
814 } DW0;
816 {
823 } DW1_2;
850 GPGPU_CSR_BASE_ADDRESS_CMD(); argument
852 static const size_t dwSize = 3;
853 static const size_t byteSize = 12;
|
| H A D | mhw_render_hwcmd_xe_hp_base.cpp | 144 mhw_render_xe_xpm_base::GPGPU_CSR_BASE_ADDRESS_CMD::GPGPU_CSR_BASE_ADDRESS_CMD() in GPGPU_CSR_BASE_ADDRESS_CMD() function in mhw_render_xe_xpm_base::GPGPU_CSR_BASE_ADDRESS_CMD
|
| /aosp_15_r20/external/intel-media-driver/media_driver/agnostic/gen9/hw/ |
| H A D | mhw_render_hwcmd_g9_X.h | 1871 struct GPGPU_CSR_BASE_ADDRESS_CMD struct
1874 {
1886 } DW0;
1888 {
1896 } DW1_2;
1923 GPGPU_CSR_BASE_ADDRESS_CMD(); argument
1925 static const size_t dwSize = 3;
1926 static const size_t byteSize = 12;
|
| H A D | mhw_render_hwcmd_g9_X.cpp | 324 mhw_render_g9_X::GPGPU_CSR_BASE_ADDRESS_CMD::GPGPU_CSR_BASE_ADDRESS_CMD() in GPGPU_CSR_BASE_ADDRESS_CMD() function in mhw_render_g9_X::GPGPU_CSR_BASE_ADDRESS_CMD
|
| /aosp_15_r20/external/intel-media-driver/media_softlet/agnostic/Xe_R/Xe2_HPG/hw/ |
| H A D | mhw_render_hwcmd_xe2_hpg_next.h | 1932 struct GPGPU_CSR_BASE_ADDRESS_CMD struct
1935 {
1946 } DW0;
1948 {
1955 } DW1_2;
1959 enum _3D_COMMAND_SUB_OPCODE
1964 enum _3D_COMMAND_OPCODE
1969 enum COMMAND_SUBTYPE
1974 enum COMMAND_TYPE
1984 static const size_t dwSize = 3;
[all …]
|
| H A D | mhw_render_hwcmd_xe2_hpg_next.cpp | 309 Cmd::GPGPU_CSR_BASE_ADDRESS_CMD::GPGPU_CSR_BASE_ADDRESS_CMD() in GPGPU_CSR_BASE_ADDRESS_CMD() function in Cmd::GPGPU_CSR_BASE_ADDRESS_CMD
|
| /aosp_15_r20/external/intel-media-driver/media_driver/agnostic/g12/g12_base/hw/render/ |
| H A D | mhw_render_hwcmd_g12_X.h | 1705 struct GPGPU_CSR_BASE_ADDRESS_CMD struct
1708 {
1720 } DW0;
1722 {
1730 } DW1_2;
1757 GPGPU_CSR_BASE_ADDRESS_CMD(); argument
1759 static const size_t dwSize = 3;
1760 static const size_t byteSize = 12;
|
| H A D | mhw_render_hwcmd_g12_X.cpp | 308 mhw_render_g12_X::GPGPU_CSR_BASE_ADDRESS_CMD::GPGPU_CSR_BASE_ADDRESS_CMD() in GPGPU_CSR_BASE_ADDRESS_CMD() function in mhw_render_g12_X::GPGPU_CSR_BASE_ADDRESS_CMD
|
| /aosp_15_r20/external/intel-media-driver/media_driver/agnostic/gen8/hw/ |
| H A D | mhw_render_hwcmd_g8_X.h | 1782 struct GPGPU_CSR_BASE_ADDRESS_CMD struct
1785 {
1797 } DW0;
1799 {
1807 } DW1_2;
1834 GPGPU_CSR_BASE_ADDRESS_CMD(); argument
1836 static const size_t dwSize = 3;
1837 static const size_t byteSize = 12;
|
| H A D | mhw_render_hwcmd_g8_X.cpp | 315 mhw_render_g8_X::GPGPU_CSR_BASE_ADDRESS_CMD::GPGPU_CSR_BASE_ADDRESS_CMD() in GPGPU_CSR_BASE_ADDRESS_CMD() function in mhw_render_g8_X::GPGPU_CSR_BASE_ADDRESS_CMD
|