Home
last modified time | relevance | path

Searched defs:CmpVal (Results 1 – 25 of 34) sorted by relevance

12

/aosp_15_r20/external/llvm/lib/Transforms/InstCombine/
H A DInstCombineCompares.cpp3437 unsigned CmpVal = ValToCheck.countTrailingZeros(); in visitICmpInst() local
3441 unsigned CmpVal = ValToCheck.countTrailingZeros() - 1; in visitICmpInst() local
3481 unsigned CmpVal = ValToCheck.countTrailingZeros(); in visitICmpInst() local
3485 unsigned CmpVal = ValToCheck.countTrailingZeros(); in visitICmpInst() local
4221 APInt CmpVal = APInt::getOneBitSet(TypeBits, ShAmt); in visitICmpInst() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp736 Register OldValRes, Register SuccessRes, Register Addr, Register CmpVal, in buildAtomicCmpXchgWithSuccess()
764 Register CmpVal, Register NewVal, in buildAtomicCmpXchg()
H A DLegalizerHelper.cpp2062 Register CmpVal = MI.getOperand(3).getReg(); in lower() local
/aosp_15_r20/external/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelDAGToDAG.cpp1383 SDValue CmpVal = Mem->getOperand(2); in SelectATOMIC_CMP_SWAP() local
1401 SDValue CmpVal = Mem->getOperand(2); in SelectATOMIC_CMP_SWAP() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp833 Register OldValRes, Register SuccessRes, Register Addr, Register CmpVal, in buildAtomicCmpXchgWithSuccess()
861 Register CmpVal, Register NewVal, in buildAtomicCmpXchg()
/aosp_15_r20/external/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp1880 uint64_t Mask, uint64_t CmpVal, in getTestUnderMaskCond()
1977 uint64_t CmpVal = ConstOp1->getZExtValue(); in adjustForTestUnderMask() local
3330 SDValue CmpVal = Node->getOperand(2); in lowerATOMIC_CMP_SWAP() local
5570 unsigned CmpVal = MRI.createVirtualRegister(RC); in emitAtomicCmpSwapW() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelDAGToDAG.cpp2169 SDValue CmpVal = Mem->getOperand(2); in SelectATOMIC_CMP_SWAP() local
2187 SDValue CmpVal = Mem->getOperand(2); in SelectATOMIC_CMP_SWAP() local
H A DAMDGPULegalizerInfo.cpp1783 Register CmpVal = MI.getOperand(2).getReg(); in legalizeAtomicCmpXChg() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp2286 uint64_t Mask, uint64_t CmpVal, in getTestUnderMaskCond()
2383 uint64_t CmpVal = ConstOp1->getZExtValue(); in adjustForTestUnderMask() local
3939 SDValue CmpVal = Node->getOperand(2); in lowerATOMIC_CMP_SWAP() local
7293 Register CmpVal = MRI.createVirtualRegister(RC); in emitAtomicCmpSwapW() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp363 double CmpVal = IsUnsigned ? -(double)Limit * 2.0 : -(double)Limit; in LowerFPToInt() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp2528 uint64_t Mask, uint64_t CmpVal, in getTestUnderMaskCond()
2625 uint64_t CmpVal = ConstOp1->getZExtValue(); in adjustForTestUnderMask() local
4294 SDValue CmpVal = Node->getOperand(2); in lowerATOMIC_CMP_SWAP() local
8015 Register CmpVal = MI.getOperand(3).getReg(); in emitAtomicCmpSwapW() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/
H A DInstCombineCompares.cpp4254 APInt CmpVal = APInt::getOneBitSet(TypeBits, ShAmt); in foldICmpEquality() local
5057 unsigned CmpVal = CI->countTrailingZeros(); in foldICmpUsingKnownBits() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp454 double CmpVal = IsUnsigned ? -(double)Limit * 2.0 : -(double)Limit; in LowerFPToInt() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/
H A DAMDGPULegalizerInfo.cpp2706 Register CmpVal = MI.getOperand(2).getReg(); in legalizeAtomicCmpXChg() local
4714 Register CmpVal; in legalizeBufferAtomic() local
/aosp_15_r20/external/llvm/lib/Transforms/Instrumentation/
H A DAddressSanitizer.cpp1159 Value *CmpVal = Constant::getNullValue(ShadowTy); in instrumentAddress() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp2824 Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const { in emitMaskedAtomicCmpXchgIntrinsic()
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2866 Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const { in emitMaskedAtomicCmpXchgIntrinsic()
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Instrumentation/
H A DAddressSanitizer.cpp1700 Value *CmpVal = Constant::getNullValue(ShadowTy); in instrumentAddress() local
/aosp_15_r20/external/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp1497 unsigned CmpVal = MI.getOperand(2).getReg(); in emitAtomicCmpSwapPartword() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp1910 Register CmpVal = MI.getOperand(2).getReg(); in emitAtomicCmpSwapPartword() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
H A DTargetLowering.h1743 Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const { in emitMaskedAtomicCmpXchgIntrinsic()
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp1914 Register CmpVal = MI.getOperand(2).getReg(); in emitAtomicCmpSwapPartword() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/
H A DTargetLowering.h2051 Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const { in emitMaskedAtomicCmpXchgIntrinsic()
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Transforms/InstCombine/
H A DInstCombineCompares.cpp4696 APInt CmpVal = APInt::getOneBitSet(TypeBits, ShAmt); in foldICmpEquality() local
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r536225/include/llvm/CodeGen/
DTargetLowering.h2220 Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const { in emitMaskedAtomicCmpXchgIntrinsic()

12