/linux-6.14.4/arch/mips/include/asm/mach-ip32/ |
D | kmalloc.h | 7 #define ARCH_DMA_MINALIGN 32 macro 9 #define ARCH_DMA_MINALIGN 128 macro
|
/linux-6.14.4/arch/parisc/include/asm/ |
D | cache.h | 24 #define ARCH_DMA_MINALIGN 128 macro 26 #define ARCH_DMA_MINALIGN 32 macro
|
/linux-6.14.4/arch/mips/include/asm/mach-generic/ |
D | kmalloc.h | 10 #define ARCH_DMA_MINALIGN 128 macro
|
/linux-6.14.4/arch/mips/include/asm/mach-tx49xx/ |
D | kmalloc.h | 5 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/mips/include/asm/mach-n64/ |
D | kmalloc.h | 6 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/csky/include/asm/ |
D | cache.h | 11 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/m68k/include/asm/ |
D | cache.h | 12 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/loongarch/include/asm/ |
D | cache.h | 11 #define ARCH_DMA_MINALIGN (16) macro
|
/linux-6.14.4/arch/microblaze/include/asm/ |
D | cache.h | 22 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/arm/include/asm/ |
D | cache.h | 18 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/hexagon/include/asm/ |
D | cache.h | 15 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/riscv/include/asm/ |
D | cache.h | 15 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/nios2/include/asm/ |
D | cache.h | 21 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/xtensa/include/asm/ |
D | cache.h | 32 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/sh/include/asm/ |
D | cache.h | 21 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
/linux-6.14.4/arch/arm64/include/asm/ |
D | cache.h | 35 #define ARCH_DMA_MINALIGN (128) macro
|
/linux-6.14.4/include/linux/ |
D | cache.h | 188 #define ARCH_DMA_MINALIGN __alignof__(unsigned long long) macro
|
/linux-6.14.4/arch/arc/include/asm/ |
D | cache.h | 52 #define ARCH_DMA_MINALIGN SMP_CACHE_BYTES macro
|
/linux-6.14.4/arch/powerpc/include/asm/ |
D | cache.h | 37 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|