ELF@@/-|sSiNC z X#®F$jaߪ|G':Jdyд>#g VI˟ރhS Ͷfމ?s|_MM$$$$$%') %PPPPPPPPP2<samsung,exynos-pcie-rc6%s: PCIe link is not up 6%s: PCIE_ATU_LIMIT_OUTBOUND2(0x410) = 0x%x %s: pcie int_min_lock = %d3set cpl_timeout_recovery to %d for ch_num:%d exynos_pcie_l1_exitL1 IDLE cannot receive L23_READY DLLP packet(0x%x)&exynos_pcie->link_duration_lockFailed to get pci devicePM_POWER_STATE = 0x%08x power_statsValue needs to be <= %d Failed to parse the number of chip-ver, default '0' start cpl recoverypm_resume_no_irq calledPCIe UNIT test FAIL[6/6]!!! Invalid target speed: Unable to change 3PCIe: User of event registration is NULL DETECT QUIETIOCC: not supported: wrong ch_num couldn't create device file for eom(%d) link_recovery_failurespll_lock_averageactive(irq0 = 0x%x, irq1 = 0x%x, irq2 = 0x%x) IRQ0 0x%x IRQ1 0x%x 6PCIe EP conf access Success. PCIE_IRQ2_EN: 0x%x LTSSM: 0x%08x %s: Unable to store saved state 3%s: EP is not EP_BCM_WIFI (not support l1_exit) HSI26[%s] pcie_is_linkup : %d Phy isolation val=%dCFG LINKWD START%10d## LTSSM ## ep-device-typePCIe L1SS(L1.2) is DISABLED. PCIe NCLKOFF is ENABLED. 3[Print PHY region] 3PHY 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x PCIe Ch%d : There is no empty MSI vector! RCVRY SPEED Unknown state..!! received Enter_L23_READY DLLP packet%s, ip idle status : %d, idle_ip_index: %d (work_completion)(&(&exynos_pcie->dislink_work)->work)## %s: PCIe probe success couldn't create device file for link_speed(%d) Invalid support-msi64-addressing value(Set to default->true) use-phy-isol-enAdvanced Error Reporting! PCIE LINK DOWN-irq1_state: 0x%x !!! PCIE_CPL_TIMEOUT-irq2_state: 0x%x !!TEST PCIe %sLink Test 3Can't find PCIe poweron function 6PCIe DBI access Fail... 6Set BAR0 : 0x%x 6%s: --- 3ELBI 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x resumed_phydownClient driver does not have registration of the event : %d POLL COMPLIANCEL123 SEND EIDLE3PCIe S2MPU is NOT Enabled!!! &(&exynos_pcie->dislink_work)->timereom_result structure is NULL !!! l1_enableuse-sysmmuexynos_pcie_rc_removeresume_complete calledPCIe PMU ISOLATION 6PCIe link Down test Success. call PCIE_CPL_TIMEOUT callback Failed to load pcie state%s: Failed MSI initialization(%d) Fail: Unable to change to GEN%d Change Link Width: Target Link Width = %d downFailed to parse the number of phy clock Failed to parse the number of pmu-offset perst-delay-usInvalid use-nclkoff_en value(set to default -> false) Data Link Feature2. Test DBI access... PCIe UNIT test FAIL[4/6]!!! PCIE_MSI_ADDR_LO: 0x%x start force Link down S/W recovery Event is deregistered for RC %d skip register dump(ip_ver = 0x%x) 6PCIe Ch%d MSI%d vector is registered! Link is not up, try count: %d, linksts: %s(0x%x)RCVRY RCVRCFGCurrent Link Speed is GEN%d (MAX GEN%d), Current link-width is %d (MAX link-width%d) MSI memory is allocated over 32bit boundary DBI Link Control Register: 0x%x## PCIe dis-link test ## PCIe dis-link test failed (%d) %s:[hot reset] by pulsing app_init_rst(ch %d) support-msi64-addressingudbg Unknown id ..!!DMA_MONITOR3: 0x%08x 3[%s] set sudden_linkdown_state to recovery_on Check unexpected state - H/W:0x%x, S/W:%d pcie_linkup_statCFG IDLE%s: msi address is null exynos_pcie_rc_send_pme_turn_offforce l1ss_enable=0x%x aspm_l1_enable 0x%x &exynos_pcie->reg_lockValue needs to be between 1-%d %d complete_timeout_irqs%s: pcie int_min_lock = %d failed to get syscon base address failed to request irq Default must_resume value : %d chk_link_recoverypcie link up failep_pci_device:vendor/device id = 0x%x%s## PCIe UNIT test SUCCESS!!## link_speedChange Link Speed: Target Link Speed = GEN%d link width: %d Unset separated-msi value, default '0' Invalid use-l1ss value(default=false) elbirestore enable cnt = %d Dis6%s: Set PERST to HIGH, gpio val = %d 6[%s] ch_num:%d PCIE_MSI_ADDR_HI: 0x%x 3%s: +++ exynos-pcie-msi1## %s: PCIe probe failed couldn't create device file for linkst(%d) PCIe UNIT test failed (%d) GEN%d skip wr_other_conf where=%#04x val=%#02x trueFailed to get pcie clock iaPhysical Layer 16GT/s Margining3Can't find PCIe read other configuration function exynos_pcie_rc_set_bar6%s: PCIE_ATU_UPPER_TARGET_OUTBOUND2(0x418) = 0x%x 3[Print PHY_PCS region] exynos_pcie_rc_poweroffRCVRY LOCKDISABLEDlink state:%x&exynos_pcie->s2mpu_refcnt_lockpcie0exynos_pcie_rc_storesbb_debuglink_down_irqsFailed to parse the number of pcie clock Invalid use-msi value(Set to default->true) Invalid use-sicd value(set to default->false) use-iaInvalid use-ia value(set to default->false) Initialize PCIe function. 6%s: PCIE_ATU_UPPER_BASE_OUTBOUND2(0x40C) = 0x%x DMA_MONITOR1: 0x%08x LPBK ACTIVE3EP device is NULL!!! &exynos_pcie->power_onoff_lock&(&exynos_pcie->cpl_timeout_work)->timer0 : PCIe Unit Test LTSSM :0x%x link_durationip-versocremove enable cnt to fake enable = %d 3. Test EP configuration access... 5. Test PCIe Link recovery... 6PCIe DBI access Success. 6%s: Before set perst, gpio val = %d 6%s: After set perst, gpio val = %d DMA_MONITOR2: 0x%08x Callback for the event : %d CFG LINKWD ACEPTL2 _WAKEPCIe establish link test failed (%d) EOM2NULL Link %s: Cumulative count: 0x%llx Cumulative duration msec: 0x%llx Last entry timestamp msec: 0x%llx link_up_failuresl1ssl1ss_forceEP device type is NOT defined, device type is 'EP_NO_DEVICE(0)' use-cache-coherencyPCIe SysMMU is DISABLED. PCIe DYNAMIC PHY ISOLATION is Disabled. Power Managementcan't find ssd pin info. Need to check EP device pwr pin LTSSM: 0x%02x, L1sub: 0x%x, D state: 0x%x 6%s: PCIE_ATU_LOWER_BASE_OUTBOUND2(0x408) = 0x%x already in linkdown recoveryexynos_pcie_rc_poweronpcie clk enable, ret value = %dLink Speed Changed: from GEN%d to GEN%d DETECT ACTHOT RESETFailed to parse the channel number &exynos_pcie->conf_lockpcie1pcie_wqcouldn't create device file for test(%d) ## PCIe establish link test ## eom2Invalid use-phy-isol-en value(set to default -> false) ssd gpio is not defined -> don't use ssd through pcie#%d we have no ext capabilities! Message Signalled Interruptsin cpl recovery3%s: fail 6%s: PCIE_ATU_CR1_OUTBOUND2(0x400) = 0x%x [Advanced Error Report] PCIE_MSI_INTR0_STATUS: 0x%x 3PHY 0x17C0 : 0x%08x end poweron, state: %d CFG LANENUM WAIT3Can't map PCIe SysMMU table! Can't set L1SS!!! (EP: L1SS not supported) num-lanespcie_rc_testlink_statsMSI is ENABLED. Support for 64-bit MSI addressing is ENABLED. ## PCIe don't support 64-bit MSI addressing PCIe on sleep... suspend 6%s: Check EP BAR[%d] = 0x%x 3%s: --- %s: Failed MSI initialization(%d)exynos-pcie-msi0>>>> PCIe Test <<<< %u %u %lu uppmu-offset## PCIe don't use SICD use-pcieon-sleepPhysical Layer 16GT/s6PCIe EP conf access Fail... %s, pcie_is_linkup 0 already in cpl recoveryexynos_pcie_rc_set_sudden_linkdown_stateskip wr_own_conf where=%#04x val=%#02x L2 IDLELPBK EXIT TIMEOUTHOT RESET ENTRYCOPY ep_dev to PCIe memory struct Unexpected separated MSI3 interrupt!&(&exynos_pcie->cfg_access_work)->timerPERST delay is NOT defined...default to 20ms Power Budgetingexynos-pcie6PCIe EP Outbound mem access Fail... ../private/google-modules/soc/gs/drivers/pci/controller/dwc/pcie-exynos-rc.c6%s: Set PERST to LOW, gpio val = %d 6%s: PCIE_ATU_LOWER_TARGET_OUTBOUND2(0x414) = 0x%x 3%s: cannot change to L0(LTSSM = 0x%x, cnt = %d) exynos_pcie_rc_l1ss_ctrl(work_completion)(&(&exynos_pcie->cpl_timeout_work)->work)%s: force perst setting eom_result structure is NULL!! link_stateGen%d: count: %#llx duration msec: %#llx MAX Link Speed is NOT defined...(GEN1) PCIe SysMMU is ENABLED. Secondary PCIe Capabilitycheck irq22 pending clear: irq2_state = 0x%x 6PCIe EP Vendor ID/Device ID = 0x%x 6PCIe EP Outbound mem access Success. 3PHY 0x760 : %#08x, 0x764 : %#08x Wifi DMA operations are changed pm_resume api called3%s: 'use_l1ss' is false in DT(not support L1.2) DETECT WAITDISABLED ENTRYLPBK EXITXmit OFF sent&exynos_pcie->power_stats_lock(work_completion)(&(&exynos_pcie->cfg_access_work)->work)## PCIe UNIT test START ## %xPCIe NCLKOFF is DISABLED. PCIe DYNAMIC PHY ISOLATION is Enabled. samsung,syscon-phandle## make gpio set high exynos_pcie_rc_print_msi_register3%s: ch#%d PCIe device is not loaded start poweroff, state: %dreset skip config access flag exynos_pcie_rc_chk_link_statusexynos_pcie_rc_check_link_speed3Warning: exynos_pcie_rc_set_enable_wake: not exist pp D state: %x, LTSSM: %xPOLL ACTIVESet PERST LOW, gpio val = %d cannot receive ack message from EPUnexpected separated MSI4 interrupt!couldn't create device file for link_duration(%d) PCIe establish link test success parse the separated msi: %d Virtual Channel Capabilitysuspend_prepare calledcan't find ssd pin info. Need to check EP device power pin PCIe UNIT test FAIL[3/6]!!! can't find wlan pin info. Need to check EP device pwr pin offset: 0x0 0x4 0x8 0xC PCIE_MSI_INTR0_MASK(0x%x):0x%x start linkdown recoveryexynos_pcie_rc_establish_link&exynos_pcie->pcie_l1_exit_lockPCIE idle ip index : %d couldn't create sysfs group for l1ss(%d)) PCIe dis-link test success chip-verpcie,wlan-gpiogpiosPCI Express%d separated MSI irq is defined. failed to request MSI%d irq Failed to set DMA mask to 32-bit.in cpl timeout recovery4. Test EP Outbound memory region... 6PCIe link test Success. 6PCIe Link Recovery test Fail... exynos_pcie_set_perst_gpioSkip config flag set to %d 6%s: +++ 3[Print DBI region] PCIE link state is %d [%s] pcie_is_linkup = 0 RC%d already off3PCIe: did not find RC for pci endpoint device 3PCIe: Event deregistration is NULL 3PCIe: User of event deregistration is NULL 3failed to request MSI%d irq CFG LANENUM ACEPTL0sexynos_pcie_rc_msi_initack message is okexynos-pcie-msi4invalid ch_num=%d for logbuffer registry PCIe %d: probe faileduse-msi## PCIe use SICD Invalid use-sysmmu value(set to default->false) RC Link Declaration%s 3Can't find PCIe read own configuration function 6%s: target_addr = 0x%x, offset = 0x%x, size = 0x%x 3PHY 0x0FC0: 0x%08x 3UDBG 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x exynos_pcie_rc_cpl_timeout_workUpdated MSI Control Addr: %pad CFG COMPLETELPBK ENTRY exynos-pcie-msi2## PCIe RC PROBE start 1 : Link Test Invalid use-cache-coherency value(Set to default->false) ## PCIe don't use MSI use-sicd## PCIe use PCIE ON Sleep ## PCIe don't use PCIE ON Sleep Invalid use-pcieon-sleep value(set to default->false) 3Can't find PCIe poweroff function [%s] Link is not up PCIE_MSI_INTR0_ENABLE(0x%x):0x%x exynos_pcie_rc_register_dump3PCS 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x pm_suspend api called[ERR] EP: L1SS not supported Unexpected separated MSI0 interrupt!Unexpected separated MSI2 interrupt!## PCIe ch %d ## couldn't create workqueue ## register pcie connection function couldn't create device file for link_width(%d) separated-msiCache Coherency unit is ENABLED. use-nclkoff-enexynos_pcie_rc_parse_dtsyscon regmap lookup failed. syscon device node not found samsung,sysreg-phandlepcsMSI: separated msi & pcieonsleep 6. Test PCIe Dislink... 3Can't find PCIe write own configuration function DBI %#02x: %#04x %#04x %#04x %#04x skip rd_own_conf where=%#04x RCVRY IDLE%s: Link is up. But not target speed, try count: %d exynos-pcie-msi3phy-clk-numfalsePCIe I/A is DISABLED. de-emphasis-levelfailed to parse the de-emphasis level, default 0 failed to get irq 3Can't find PCIe write other configuration function end poweroff, state: %d (%s) Current link speed(0x80): GEN%d %s(0x%x)exynos-pcie-rccouldn't create device file for sbb_debug(%d) Unsupported Test Number(%d)... eom1skip rd_other_conf where=%#04x PCIe on sleep resume... 6PCIe Link Down test Fail... LTSSM_H: 0x%08x link down and recovery cnt: %d Disable PCIE2 PHY %s, pcie_is_linkup 0%s, pcie link is not up Version: 1 link_speed: GEN%d Can't get pcie pinctrl!!! PCIe cap [0x%x][%s]: 0x%x [ERR] config access timeoutIRQ2 0x%x PCIe UNIT test FAIL[2/6]!!! exynos_pcie_rc_set_outbound_atuIOCC: use_cache_coherency = false Unexpected separated MSI1 interrupt!logbuffer register failed couldn't create device file for power_stats(%d) max-link-speedPCIe I/A is ENABLED. PCIe L1SS(L1.2) is ENABLED. wlan gpio is not defined -> don't use wifi through pcie#%d cannot get perst_gpio Can't set pcie clkerq to output high! sysregDevice Serial NumberPCIe UNIT test FAIL[1/6]!!! ## make gpio direction to output 6PCIe link Recovery test Success. %s: Set PERST to LOW, gpio val = %dLink is not up POLL CONFIGCant get idle_ip_dex!!! l12_enablePCIe ext cap [0x%x][%s]: 0x%x 6PCIe Link test Fail... exynos_pcie_set_ready_cto_recovery6%s: PCIE_ATU_CR2_OUTBOUND2(0x404) = 0x%x 3offset: 0x0 0x4 0x8 0xC 3 3offset: 0x0 0x4 0x8 0xC exynos_pcie_rc_dislink_work(phy+0xC08=0x%x)(phy+0x1408=0x%x)(phy+0xC6C=0x%x)(phy+0x146C=0x%x)Current PM state(PCS + 0x188) : 0x%xFailed to create pcie sys file exynos_pcie_rc_probel11_enablepcie-clk-numparse the number of lanes: %d SYSREG is not defined. idledbi Unknown id..!!failed to dw pcie host init 3PHY 0x03F0: 0x%08x 3[-------- Print additional PHY Register --------] 3DBI 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x ### EXYNOS PCIE ITMON ### ### PMU PHY Isolation : 0x%x L0DISABLED IDLEPCIe %d: probe done2 : DisLink Test link_widthFailed to parse the number of ip-ver Failed to parse the # of lanes, default '1' use-l1sspcie-pm-qos-intL1 PM Substates6%s: force settig for abnormal state 3[Print SUB_CTRL region] start poweron, state: %d3PCIe: Event registration is NULL exynos_pcie_rc_set_affinityForce PCIe poweroff --> poweron PRE DETECT QUIET3DMA map - Can't map PCIe SysMMU table!!! ch-numcouldn't create sysfs group for link_stats(%d) 14 : PCIe Hot Reset can't get num of lanes!! link_up_averagepcie,ssd-gpioNo idle pin state(but it's OK)!! phypm_suspend_no_irq calledcan't find wlan pin info. Need to check EP device power pin 1. Test PCIe LINK... PCIe UNIT test FAIL[5/6]!!! 8F?#{WO qTR R| (T*RZGqTOBWA{è#_*!R ̃R~? 6T4RshT*sZA@*@*! @*Ԭ ?#{ WO q"TR* R| T q@T*R~!*jvv@** RTR*V @QJOCWB @{Ĩ#_@* ԓ?#{WO\RvN@@VTS(Sѿ"0TOBWA{è#_8F?#{ qTR %R| T* R ) %# } =R_ c!=9hT RBaR%EG{#_ @*ԭS?#C{WOCA8C qTR R| HTqT*R~*!jtɃRTRZ%B q T@M@ @9B!R @@**Rs@=}SBqH TRR~ T R R~ TZ RZ $*J$Q-@N@ R(T R T RR~ (T RJ@)@ RZQ*I @Rk-I ) 4!hvSA@!**!A8C@ aT*@ODWC{AC#_ @*?#{CA8C\M@ @@9B!R @@**R@=}SA8C@ T{A@#_Xn?#{og_WOA8C qbTR* R| T q@T*R9~*5khv@@T @) @)x?!T!*CRR~_ (TfR@~;$ R vTf R$~R cTR*f!*Rr. RrR* @!2R@H @!2R@H`Ӊ @ .I!2R@  R_TRTh@8Si@*R# q7c*R*k5*RReR3rRC_!#3RC_!33RC_!C3RC_3*RC_3*RC_3*RC_@AR*A8C_ T*OGWF_EgDoC{B#_ @*`?#{og_WOC\**L@H#}9H5HN4Sc *H'B qATH#@**8*dRe\M@hBqTt#hT+ Tz|54\M@h#BqKT|ch#jT{t 54HKCh@'@!RBB_rrk@TE0?H#@**8HKC*h@'@*BB_rrk@TE0?֨\M@"BqTb7{x" T*k@*OFWE_DgCoB{A#_!**R@*ԙc)?#{og_WOC\*L@H#}95HN4Sc *H'B qTH#@*8*fRe\M@hBqTt#hT+ Tz|54\M@h#BqKT|ch#jT{t 54HKCh@'@!RBB_rrk@TE0?H#@*8HKC*h@'@*BB_rrk@TE0?֨\M@"BqTb6{x" T*@*OFWE_DgCoB{A#_!*R@*ԏzA?#{C A8*)C*V@A8C@ T{A#_4?#{***{#_֮~ qTRIŃR| hT?#* R J)I9#_@* Ԭ ?#{_WOA8C qb TR R| Tq T* R J)CA @@!!D R3*RCR"3R2#RA)@C_* @Bq*CT@!A8C_ ATOEWD_C{B#_@* ?#{g_WOCA8C q"TR R| hTq T*RZ~3A ;@ɃR TRZ%B q TR R~ ( TRZu @ae*`@!RR`@!@RR`@!@R9*Ro`@@**Re`@@*"R[`@@2""qT`@!BA8C@ TOFWE_DgC{A@#_ @* ?#{og_WOA8C qBoTR R| nTq@nT*R );'!C<zA RjTh@ h@* h@*! h@*1 *****hBCTR ))'R;<dT@ @* @*! @*1 *****hBCTR`T@ *RRs^T@B@s @*Qn @*ai @*qd *****_;CTRZT@?T *RRsHYT@TCF @*QA @*a< @*q7 *****Fm#TR(UT@ R % *@ @* **@ @* @* @* s*R***@ @*! @*1 @*A *@R***@Q @*a @*q @* *BR***@ @* @* @* *LR***@ @* @* @* *NR***@ @* @*! @*1} *R***@As @*Qo @*ak @*qg *R***@] @*Y @*U @*Q *R***@G @*C @*? @*; *R***@1 @*- @*!) @*1% *R***@* @** @*!* @*1* *PR***@>R  @ ?R* @?R* @ @R* *>R***@@R @ AR* @AR* @ BR* *@R***@BR @ CR* @CR* @ DR* *BR***@DR @ ER* @ER* @ FR* *DR***@FR @ GR* @GR* @ HR* *FR***@HR @ IR* } @IR* x @ JR* s *HR***cRRT@TCd @*Q_ @*aZ @*qU *****B%#TR R( HTR )7'9R@ 9 @R* 4 @ R* / @R* * s*R***@ R  @R*  @ R*  @R*  *R***@ R  @R* @ R* @R* *R***"R? TH@ H@* H@*! H@*1 *****hBCT@*3*RCR"3R2#RA)C_ @*B#q*cT!A8C_ TOGWF_EgDoC{B#_ @* ?#{_WO qB TR R| Tq@ T*R R~ T RVjh~@@! ^ *!@@1 U *!@@L *!@@C *!@@: *!ɃRTR@!V%BOCWB_A{Ĩ#_ @*Ԭ ?#{g_WO q"TR R| hTq T*RbA @@RN@(@ TS(SZ_#0TR ˃R~ (TRbBBODWC_BgA{Ũ#_ @*Զ`?#{ g_WO0 @(5OEWD_CgB @{ƨ#_@@CqDTv @R9O@H@ TS(S{#0Txb @@h ! @"h @95h !R9 !B?#{ O\*L@BC@@j!T!`\!BBOB @{è#_ւBC!@`\BC @_rqjrk@TE0?`?#{ O @5OB @{è#_` P @(@9D(4!Bh@hN !9R?#{WO\M@h"BqKTvbh"jTzu 54hVCHaB_rȢrk@TE0?hI94h@R!h*@`Z@h*@`^@h*@`b@h*@R@rh*@Rrh*@ Rh*@R@r!h*@ R1h*@RrAh*@RQh*@Rrah*@*qh*@R@rh*@ Rh*@Rrh*@Rh*@R rh*@Rh*@IR rIR4rh*@Rh*@IR rh*@R}h*@IR r!xh*@*1th*@*Aoh*@RQkh*@*agh*@Rqch*@R r^h*@RZh*@*Vh*@RRh*@RrMh*@RIh*@REh*@*Aa*@ R>OBWA{è#_֓?#{ _WO\!N@FGh\M@BqT"T+ T6{x54h\M@@*A @*Q@*aFG!"R6RA!RI"R 4@"RI#R**NCHB_rȢrk@TE0?ֈBq`Th\M@"BqTbzv" T*sODWC_B @{Ũ#_!w `cRuR@9q@9RR@crqAهR!R"R 4@هR"R#R**tR@R R@R RR RR R@RR"RR@R|$@Ry2@RvۈR`rxnRAهR!R* 4@هR"R***}@*?#{WO\M@Bq4 T" T* Tzu54+ TBB q+ T BB q-TBBq+TBBq+TBBq+TBBq+TBB!q+T"BB%q+T&BB)q+T*BB)qTOBWA{è#_@*?#{ \M@4hI9H5h@Ah@ Rr *AhAQh@2Qh@a2 hA*Ah@*Q*h@a @{¨#_?#{O*DG!*A!RI* 4@"RI***OA{¨#_֓?#{WO\M@9B5@qcT}S* uS *R:*R*52kaTOBWA{è#_֬ ?#{ WO q TR R| Tq T*R~!jv`DăRTRV~))I9I4 =R TRBVEGAJ<TRV- RV@9~H!: =R? 4HT@BaROCWB @{Ĩ#_T@!J<TR)RɃR~9 (TRIR!RV % @*Ԕ?#{ o g _ W OCA8C qT*R*@sVM( R*U}(IM)4a:R먟T? q`T^RH}( !:R?눞TRH}( R_먝T@5W! @@D@^h4R ˃%(  TRM(B(5R %(  ÙTRR`rM(h&@Ah&@AR_(T^R?먗T@!@*R>%( ' [#TR]M(y94RT]!"R4R@^R >%(?#T R ΃m)-)?TCTR}(A$R눐TR!R"Rm(@A ^4R σ%(  cTRTR@"R#Rm(**@^RŃ%(  TRm(I94)R @M@BqT"'@*T*Tzu*5*@4'@*RȆT]!*@+~RH}(R(TR \H%(  CTRHm(@=BR4TB@aRtRRT@4^R ˃H%(  룀TRHm(BKT@^RŃh%(  ~TRhm( I94Rǃh%(  C}TR*hm(5B^R h}(!R{T@42R )`%(RHzTRyT]!@B@^Rh}( RxT@94@^R i%(?cvT R i))?uTSRhm4iDmD^ (!4CtTRR(m5@@^:h!5rTRhm(QCh R ˃i)) ? qT R@im)!B_rȢrk@TE0?֫^Rhm(a R(oT(R(]v@@*oC#tN@ARIR @RBi4 Rt@tCM@* IRRR#rB!RBR@}@@Y@)R *C1@@R-@ R)@HF쟒R@ r 2 L k`AC@ R@ R R  I9h4@@FG (@! $!*@! @0@x0C@0@!0@0@20CB qAT]RRG*R d RRqhRH *CRRG R hRRq@RH *C@ RQ*#@@! EqC T@RRBR*QkaT@! |qCTYeZFGaRB*JH_'qJITB*BFG*RBc@*Q}]@M@(#BqTB>R<^'(  TT R O)/) F_ fq ? STa@QY@xQ3RO(A RQTR_먃^PT qPTRHPTR '(  cOTR@@O()@%@:@!2*!R(MTR '(  cLTRS@O(("@ *!cRHJTb(@! RhIT@!*h7Q!qbGTRGT(@ R(@(@ x 2(@ RaRRhET @7RqTR(DT@BaR RCT@!RRAT(@*aRAT@!RR@T(@! _WqTR{qTRh>T@BaR*R(=T@!R '(  ;TRO(H4R*RO4  R #4?c9T R O)3)?KDkKC8Th R HO)hc|H RHH3) _ hc6T R /*_ 5TRO4D D   #4?c3T R +)_2TO) R_GO)Q?1aT RRQ R((!   /T R R+)- +  .T*! K  #.T HR rk!-! ̚!m@@- ˭  ,TiRIŃ'(  *TR@O(I94^Rh)T(@0 (@t0R(AR'T@@*R&TRh&T@@@*!BR '(  C$TRO(@@@t@@R"T(@*Q(@(@*xR r(@2R ;'(  TR@S@O(MC( R ˃+) ? T RO)!B_rȢrk@TE0?_@M@"BqTb4{x" T @*RiŃ'(?T R 򂒹^O)/)?_ 9TRO(qD?@hTR 􂒈'(  CTRO(iDR ='(  TRO(F42R )*'(RŃ'(  TRO( I94Rǃ'(  TR!RO(5BR>'(  cTRO(y9H4RT_!*@R >'(?T R ΃O)/)?_# TR(A$Rh TR!R*O(@A 4R σ'(  c TR TR@"R*O(**@RŃ'(  TRO(_I94RT`@!BRTRHT`@!"@OJWI_HgGoF{E#_!*!B_s]!B* @*Ԭ ?#{ _WO q"TR* =R| HThR!*!:@RɃR~ TR(@(4RRA ɃRTHR(*=RTR ˃R~ TR@BRRBODWC_B @{Ũ#_ @*Ԕ?#{ WO q"TR* =R| HTh^!*!:@R %R~? T^!= @9 4 R+%R~_ bT %R? T =R9 T@BaR*@BaR*OCWB @{Ĩ#_ @*Ԯ~ qTR|AI@kTT(Rh\M@9BH5h@qT}S* uS *RO*R*J2kaT!A8C@ TOF RWE_DgC{A@#_ @*?#{ WO5\N@B q T*RR#R {hT R")!@I4 ){?A(T R")@  J{_a(T R*"@0_Ѿr!rk@T E0 ?h\M@9Bh5h@qT}S* uS *R*R*2kaT!OC RWB @{Ĩ#_ @*?#{ WO5\N@B q T* RR#R {hT R")A@I4 ){?(T R"))@  J{_(T R*"%@0_Ѿr!rk@T E0 ?h\M@9Bh5h@qT}S* uS *R*R*2kaT!OC RWB @{Ĩ#_ @*?#{ WO5\N@B q T* RR#R {fhT R")a@I4 ){?A(T R")9@  J{_a(T R*"5@0_Ѿr!rk@T E0 ?h\M@9Bh5h@qT}S* uS *R6*R*12kaT!OC RWB @{Ĩ#_ @*?#{ WO5\N@B q T* RR#R { hT R")@I4 ){?(T R")I@  J{_(T R*"E@0_Ѿr!rk@T E0 ?h\M@9Bh5h@qT}S* uS *R*R*2kaT!OC RWB @{Ĩ#_ @*a?#{ _WO qT*W|@R R~( BzTR~(TR R9~( Jf)Xih(!@h56R!R~(TRf(A@h5VRR~(# TRf(a@h5vR R~( TRf(@ 5R**R*~( TR)R~( }_ i9TR~( |5TR~( ~4 TRRf(#R uS @iN R#I} ) J@"ihEihR@5jS* @ODWC_B{Ũ#_@!** @*%}?#{ !b@`@ @{¨#_֗c5] qbTR R| TqT?#{* R} )*ihAY!"ih@K*{#_@* ?#{OCA8ՁRCR#R\M@GqT 2R* 22R**BRRBRARBR RR^@iRirRRu *hRRCRhRRCRRR*RR@@GRRm#*RR2@RRR 3A8C@ TOC{A@#_?#{OCA8C\L@ I94B4qTRRRR2j@@2RRA8C@ TOC{A@#_!!?#{WOR\r*@RM@:c@2R5h @2i@R Q-2R*(RR*#RRRRrRR(ROB 9WA{è#_ֈ?#{g_WO \ RHS*9M@*)C98+Aa *AC* @qT(B5}@@@?kT6C=!BR@**@4**(@*(GqaT"qTh@qT PR *hXA9 kTh@ raT2h*ODWC_BgA{Ũ#_wT?#{ g_WO@ T8@qB T R ?R T9 g*:9I@i5 RR g@$gR TR ?R gHT(RHR* g7$ R_hTRg@hRIŃR (TRgI9(4@*5 @OEWD_CgB{ƨ#_@ @*ԁ`?#{ WOT@qTRZ~ $ RTRZ@RIŃR~ TRZI94OCWB @{Ĩ#_ @*(?#{_WOT@qTR*^~ $ RhTR^@HRIŃR~ (TR^I9H4T*`5OCWB_A{Ĩ#_ @*?#{ WOT@qTRZ~ $ RTRZ@RIŃR~ TRZI94OCWB @{Ĩ#_ @*Բt?#{WO)C9HS@***a *65**OBWA{è#_֑c?#{og_WOCA8@C!8B!:B`5!C#R@6! 5@qT! 5!5!5!5!5!5!`5!@5!4*!$*! *!*!*!*!*! *!*!*!!!#R@7 @9i7)R 9?@!BRRx!A8C_ !T*OZWY_XgWoV{U#_?@?qTR R8 T? qTZ5kR );k< ` !BCR>`C !BCR` !BCRw !BCR`c !BCR`!BCR`c:!B˃RTR?@jcȃR( BTR*RɃR)k( *-TR ȃR)k( ?%TR)k(AIBFJcNRVZ^b/R+'#:B     T? q`TR!(k#R@1@7R!(k#Rq7R!(k#R@7R!(k#RA$7R!(k#R`6!R;R눢TR!)k#R;8`7R눠T@G! !!!R>R( 눝TR(ky94*85!B=RhT@!?@*`!B=RhT@!?@Q!RȗT(R R R)? T R!)k#R8 (6!R;RHTĉRR!(k#Ra$`6!R;R눑TR!)k#R;8Q`7˃R눏T@!@ !˃RȍT(R RR)? T R!*k#R;XH@7ǃRT@! !ǃRHT!#5G@!5!(R !4!* RŃR+ T)k!) (95C@!5R ƃR( hTR!8k(R 9I9H4_R)k;8 hD(T9R(DhTR(k 9@H!(5;@!5!R(AY<|TR)R(k 9SR(AYR( JTR)R(k 99!5!!R>R( GTR >R)k( ?99FTR)R(k R!)k#R;8!=R7hDT@5*CT*@˃R?BT@@ qBT 2R J)RR*=R@T@!B@!R σR( >T R@)k ) T8! R<T@5*5&*@5W*5R R( :TR(k!@?@d*5*R;@=}SR R8 5T(k=R`@?4T@BaR*!**>=<;:!5Z@C*5R ΃R( h0TR!8k;K@̓R.T#?TR R( -TR(k@@ITw#@!zx!n!*R R( *TR(k 6@˃R?)T@!@!R)k;8 5!hD&T9=*!*RR( $TR(k 6@˃R?#T@!@*R!(k#R@6!R7ƃRT!hDT(R9@?T@!;@RT`@R R( (TR @ŃR(k_ =HT@@9h4v@B@@`@RǃR7 HT(k*6!!ǃR(T@!R@!B#RRcr"RR R( (TR?(kT!RR*)k76xRT{z!B****" uR  HTR!c8k7CRc*[R T{z!B****" XR  H TR!c8k7RC=*$RT{z!B****" !R  HTR!c)k7 >RRTR)k6 #(yŃRTR(kI94!*V@ @*?#{ O@8B!*`7*B@Cc@4!?jT!?nTjD!?rbTjD*OB @{è#_!!!?#{ WO\uN@B"B6 qKT`2B*K7-(-B@T`T*T`2B**BT@IT!@*OCWB @{Ĩ#_@*?#{ OB@RB@hZ?` TB@R?`" TB@R?`TB@R@h^?`"TB@R?`TB@R?`"bTB@R?`&ThI9h4B@R@hb?`*TOB @{è#_*?#{ \!L@hbhfhjhnhrhv @{¨#_?#{og_WO *0R"@rT"@*qT"@J( u<Su5 R"@A5 4<q TJ( |S55%rT9Z{ *Tzu4qTq`TBcZ{9 *Tzu4QqHTiJkh8)  cccc )#OEWD_CgBoA{ƨ#_!@*?#{g_WO(\**M@B6 4*BR@ 5;B4!R 6GqT 5I94@RR2RR@R@ 5 BR*(R 8@#**BR@RRxRR56@@ J @*) J @*5 G)y?qaT @ J** ) @ !**ODWC_BgA{Ũ#_!W*!*!*!* qT*R( ( TRZ)k(K6{7 T q@ TH)R * \RB@ 5AR 7*!*( {qTRaR(k%7*!*( {TRR(kE7*!*( {qTRR(ke7*!*( {hTR(k0!I95Y*!*o @*Զ`?#{ SBaRh4@9H4`SBaR @{¨#_h4@!\C?#{ OBRR*B~@` B~@` B~@` B~@` @OB}@{è#_?#{WOC A8)CL@!q+Ty94FG!"R6RA!RI"R 4@"RI#R**@_@qaT RR*Ry94FG!*A!RI* `4@"RI***A8C@ ATOCWB{A#__8q T ib8) ! 5!!"R5! !*5!!@! B!!B R*B!B&@!(*!@ R! *!*!*!r\C?#{_WOCA8CL@0BuD(R!#R@6@!@qAT* BR**x RR@((~@` ! @)@@ qcT!@qT!@qATA8C@ AT~@@OEWD_C{A#_?#{OC A8)CBL@!qT@5^C@_rQrk@TE0?A8C@ T@OC{A#_\C?#{_WOCA8CL@0BuD(R!#R@7@qTBBBR*A8C@ AT~@@OEWD_C{A#_@!@qaT**x RR@((~@` ! @)@@ qcT!@qT!@qT?##_\C?#{ L@BR#G|@{#_?#{OC A8)CL@!qTA8C@ aT@OC{A#_@G_qKT_k T!@!*\C?#{ L@BR#G|@{#_?#{OC A8)CL@!qTA8C@ aT@OC{A#_@B_qKT_k T!@!*\C?#{ L@!"H|@{#_?#{OC A8)C*L@5@qTA8C@ !TOB{A#_ֈ\C?#{ L@ N4 %B? q!T%@!XqTRR )#YhBR @|@{¨#_\C?#{og_WOCL@V HD RXD[ DYD\DUDZ'BhHhc|H R4HH{BR q7_ q1R*~@`Ac ~@c`A@ OF}@WE_DgCoB{A#_\C?#{_W O A8CL@ ZD^D RbDJD'ND3VDRD#:D>D'FDBD/6D2D'#&BGQqT{ qaTR &( T~@ R))iIic @~I*RII7!*@* @qB *#R @@qB *CR @#@ qB *cR +@/@qB *R A8C_ !T~@OJWI_H{G#_ \C?#{ L@!*9H)=HB K|@{#_?#{OC A8)CARL@@7:H>H@BK?k(T( >|@A8C@ T@OC{A#_!\C?#{ L@!*AH)EHB K|@{#_?#{OC A8)CARL@@7BHFH@BK?k(T( F|@A8C@ T@OC{A#_!\C?#{ L@!*IH)MHB K|@{#_?#{OC A8)CARL@@7JHNH@BK?k(T( N|@A8C@ T@OC{A#_!\C?#{ L@!*QH)UHB K|@{#_?#{OC A8)CARL@@7RHVH@BK?k(T( V|@A8C@ T@OC{A#_!\C?#{ L@!"YH|@{#_\C?#{ L@!"]H|@{#_\C?#{ L@!"!c9|@{#_?#{OC A8)CL@!qT@qTA8C@ aTOB{A#_q"#9\C?#{ L@!"%c9|@{#_?#{OC A8)CL@!qT@qTA8C@ aTOB{A#_q \C?#{ L@!")c9|@{#_?#{OC A8)CL@!qT@qTA8C@ aTOB{A#_q*#9\C?#{ L@!"-c9|@{#_?#{OC A8)CL@!qT@qTA8C@ aTOB{A#_q.#9??#{@M@ %B? q!T @! O5Q!q'*{#_G ?#{T@ )  )T@ *{#_ֿIC?#{?rTRt@**W{#_?r`TR_?#{t@***{#_ֿIC?#{_WOt@*\M@ !}95 %B? qAT @**! UQ!1T***y !*\*OCWB_A{Ĩ#_?#{_WOt@**\L@ !}9 5 %B? qAT @**! UQ!1#TC9 S @!a*4**!***OCWB_A{Ĩ#_?#{_WO4\N@@@*@@*x@!@*!qP7 7U6I94;Bh4I95h\M@9B 5h@qc T}S* uS *R*R* 2kaTXGGBR*!***;H +I9;4GGB/I9GG4BaR6!4!(RIRBR/ 9 '6GGBR*!***CH @ !C+*!*/I94GGB+I9GG4BaR7OC RWB_A{Ĩ#_!C=(RIRBcR+ 9 'u7[?#{O@@ @T)@)M@)Bi45@* @)@Hb_1rrrk@TE0?*@OA{¨#__eE??#{ OL@!FGy94FG!"R5RA!RI"R 4@"RI#R**I9h4 @OB* @{è#_L! @ }?#{OL@!FGy9h4&BH4I94 @h L9!Bz9)y) * 9 @L9 SFG!*A!RI* 4@"RI***OA{¨#__eE??#{ OL@!FG&B4:Bh4I95I9h4 @( OB* @{è#_!FG!*A!RI* @4@"RI***!@,@*!*@!@*!*@!@*!!*@a @2aI95L9! S @ L9) SB:9 L9i6)y 9N! @N _eE??#{ OL@!FG@&B(4:B(4I94!@a@xaOB* @{è#_h߈ZJ?#C{WOCA8C( I6! *!Ru +R rT I6!* I!Ru +R rT!bC"BI_rrk@TE0?ֈ@* 55Q )"q 1qhT!jC ! nC4!A8C@ A0T*@ODWC{AC#_։@RR(R5_lrqrk@TE0?ֈjCRR_1Ӄrq,rk@TE0?@ )-qqaT!rCvCT!:B!R@ @5@rC**R_Qr2rk@TE0?@vC*RR(R_Qrqrk@TE0?ֈrC*RR_Qr2rk@TE0?@ )-qqT!@(u@5@T @) @)x?!TrCHvCB:B!R @@ @vC*@RR0_Qrqrk@T E0 ?ֈrC*RR_Qr2rk@TE0?@ @jR @9Ku @qB.@ )1 1Tt!!fCbC!I R@I!("I@ "Ix@!B*B*B*"I@ "I2@!I*@!qR@5QqT!fCB_r3rk@TE0?ֈbCB_rrk@TE0?ֈ@ 55Q )"q 1qT!fCBI_r3rk@TE0?ֈy94Nh5*@ )Vq Vq@T!yr@?#{ O_q )*"!u5hfC`B_r3rk@TE0?`I 7*` I@7**OB @{è#_hbC!` I6!`I6! !Ru +R rTh I6!!` I*!` I!Rt +R rTt +R rThbC`B_rrk@TE0?֪?#{ O cYɿIIB4Rh@1*cROB* @{è#_?#{WO* cYɿII*6cR2ucROBWA{è#_h߈exynos_pcie_l1_exitexynos_pcie_register_eventexynos_pcie_get_max_link_speedexynos_pcie_set_msi_ctrl_addrexynos_pcie_dbg_link_testexynos_pcie_rc_dump_all_statusexynos_pcie_rc_get_cpl_timeout_stateexynos_pcie_pm_resumepcie_linkup_statexynos_pcie_rc_get_sudden_linkdown_stateexynos_pcie_poweronregister_separated_msi_vectorexynos_pcie_rc_set_cpl_timeout_stateexynos_pcie_pm_suspendexynos_pcie_rc_set_sudden_linkdown_stateexynos_pcie_rc_change_link_speedexynos_pcie_rc_l1ss_ctrlexynos_pcie_rc_force_linkdown_workexynos_pcie_is_sysmmu_enabledexynos_pcie_rc_print_msi_registerexynos_pcie_rc_chk_link_statusexynos_pcie_set_skip_configexynos_pcie_dbg_unit_testexynos_pcie_set_perst_gpioexynos_pcie_rc_print_aer_registerexynos_pcie_rc_register_dumpexynos_pcie_get_max_link_widthexynos_pcie_rc_set_outbound_atuexynos_pcie_poweroffexynos_pcie_deregister_eventexynos_pcie_set_ready_cto_recoveryexynos_pcie_rc_set_affinityű6?#{!{#_ g@?#{{#_֑c?#{ @T@!B`B=`b: @*{¨#_author=Hongseock Kim description=Samsung PCIe RC(RootComplex) controller driverlicense=GPL v2vermagic=6.1.99-android14-11-gc151586fe278-ab12919773 SMP preempt mod_unload modversions aarch64name=pcie_exynos_gsscmversion=g4d1f0591dfb6depends=logbuffer,exynos-pd_el3,exynos-cpupm,exynos_pm_qos,exynos-pcie-iommu,sbb-mux,pcie-exynos-zuma-rc-cal,itmonLinuxLinuxpcie_exynos_gs~_printk6gpio_to_desc%gpiod_set_raw_valuegpiod_get_raw_valueo<disable_irq3~e_dev_infoalogbuffer_logk\pci_find_bus^^pci_get_device0pci_assign_resourceafwpci_read_config_dwordғ__stack_chk_fail]"_raw_spin_lock_irqsaveՃdw_pcie_writeqs|clk_prepareUclk_enable wclk_unprepareclk_disable:_raw_spin_unlock_irqrestore{k_dev_errfwdw_pcie_readnA4logbuffer_loghrmw_priv_regS`regmap_update_bits_base `Varm64_use_ng_mappings;@ioremap_prot__const_udelay{f8emutex_lock_nestedmutex_unlock.%pci_load_saved_stateipci_restore_stateUC͐exynos_update_ip_idle_status%T[exynos_pm_qos_update_requestopcie_sysmmu_enablee=pinctrl_select_state enable_irq ]usleep_range_staterdw_pcie_setup_rc%dw_pcie_read_dbi\odw_pcie_write_dbiD5sbbm_signal_updatektime_get_with_offsetF pci_rescan_bus~)Hmemcpy+@log_write_mmio$7>,>H>L>h>p>zt>z>1>1>(>(>>|>}>|>~>&>&>(?0?D?zH?z?XAxAAALBXBBHCC C CrCrCCC%D%DrDrD{lDDs Ds DEEEEFF_PFTF`F dF hFrlFrxFF8F8F#F#FF#F#FF@GtGxG|G+G+GXH(\H(JPJJ?J?JJKJKJK$K$K(K$K;|>;{Ԇz؆z@\ ` d{lpt{ȇ--04888HP8T8htpxpȈЈPԈP܈  $,48@L(P(\1`1lp|  //22#5#5̉&Љ&܉q;q;;8;8j;j; *  *, *4/8/@P`dl؊z܊z  (((* (*,4 8 <8*@8*HP$T$XH*\H*dlptX*xX*h*h*x*x*ċȋ̋*Ћ*ԋH<L<T#X#\t+x+55čЍL++ 0{84{8LX1\1taa  ̏ԏ؏T5T5$D9H9TpXpd"h"tKxK  [8Đ[8̐99qq[8[8  +$+,4"8"@putu  ̑%)Б%) 8$8D\8`8ht:x:&0&0ؒS'S'$T(T4@DLT40X40`l1p1x--++ȓԓؓZZp-t-,,11 $-(-081<1D`ldll|ȕkk $(4@DLT.X.`11Ԗ.ؖ.>.>.  $(08##<##D11hhė̗,З,ؗ c5 c5(x1|111ИH:ԘH:y5y5 \1`1h) ) V0V0ęЙԙܙG G @1D1Lh %l %t  ȚК%%Ԛ%%ܚ1 1 (04<Q:Q: e0e0$8g<g@e0De0PTM%XM%`}0}0,x::̝M%НM%00 @0D0\88Ȟ.)̞.)ܞ55(0141<TX`x|;;ԟ؟|11 (2,2<T X `4686@H(L(Tlt x |[8[8''))ء/ܡ/ J $J (*,*Ddhl p |**J"ĢJ"Ȣ*̢*  (*,*8H`$d$h*l*  ȣ*̣*أ$/(/0Ht=)x=)55Ĥ̤ܤ884&48&4@5D5LX;\;d   \`l22ĦЦܦ<< 6$60<L8P8\hx0|0##Ч** $,08 < D H PtTt\`8<@A4DA4HLP8T8XC)\C)t  6ĩ6ȩ̩Щ<#ԩ<#ةa:ܩa:<p'@p'H6L6T!X!`E,dE,ptx&|&Ī̪  $(!!,!!@X|ث$8X<XHLlp|C2C2ЬԬ88O)O)0(4(`d-h-O)O)ܭO)O) ,O)0O)<dpO)tO)))Įq)Ȯq)Ԯ\4\4  )$),H`l>p>  -- 9į9ԯ ܯ;; L P ` x|Ȱ[ D&&$$ *ı*̱[б[ر 1'1'   )$ ),4 8 @TX`h"l"pBtB|XBBSSȲ33VV (x8|8**   سSܳS **,*h   488||""ȵ;̵;ص **<S@Sd h*x**ȶ̶ܶ , 0 @ TT--ķ̷ L P `   ĸԸ-ظ-M M l   M$M0 Ժܺ44 (^,^< LPh Ի0H44 ܼ""""(D"H"\x"|"̽MM `yľy̾ؾMM  hȿy̿yԿMM pyyMM xyy MM HMLMX MM %% HdMhMt %% (DMHMT %% $M(M4 |%% TX`dp9393`hlx43 3 UU0 0(0o(4o(8XdW hW tx|V#V#UU-- (H''$48D`66) ) $(LX\d<<(@ ,@ 4<@Hdx4x4$TXdY3Y3,''|}-<-<||}j<j< , 0 4{p7t7|)){],],,6,611{44  {]]FFV2V2{'' d#h#l{**{ ))dFhFl{|V2V2{  ${(<Pdl#p#t-!x-!{u.u.  {<<(|,~04<@H{P|X}`|d~lpx{k6k6{@ *D *Lk6Pk6\{h0l0tr3r3T T {u.u.{0E4E8<L P X|}|}  u.u.{' '$(08|@}Pd'h'pxI6|I6|d%d%|}8<Phhlh XVVZ VnV[VV<\@VDV]VV^V-V_VV`VV`bdVrhVTcXV\VHhLVPViVVxj|VVlkpV=tV$l(V/,V0m4V8VnVOVpVVqVR VrVV s$V/(VtVVuVNV  VV VlVHYLVoPV aVV$d(V,V<e@VDVfV V0g4VM8VoVVKH T$(( ((DY,HY,L P X`h@H -(`0p-81@+HPO0 c(0&8w @6H-;P_$X`<hpi+xW- 19{+ I Mk$9d-z$Q c LT! st`vw 8y(0,X2hH D8B`Thp430p{<I9@ԷHPWx0"mL 0h8@HPHXhaؽQ$,8@4Hp;4Ppp8@PHP6x0l LAndroid (10087095, +pgo, +bolt, +lto, -mlgo, based on r487747c) clang version 17.0.2 (https://android.googlesource.com/toolchain/llvm-project d9f89f4d16663d5012e5c09495f3b30ece3d2362)*+Z[CFGJLMPXeo1O0^oHj/Hgn..qT-&%8&</,<b m+.-Z`*>) n  82r [1 C%r%d%`;0`("!H"T7/T.a$.$d<-<x,Mb05+0d*HL*H@})t:x2x}=Al0l&/`&&$/$Py0.0` O  -'6'',T,R-!+h8*]/ i)    2NH0/ . - ,  J+ *  TK$* 86) <1 0  ttL 8/ .  d  p- , @# d-+  *  * ") 1 0 / u. $- lv, p+ * ) 8) <1 `!0 d!/ "a. "- #b, # $%+ %* %) &( &1 )0 )  8/ /|/ l0T. p0z- 1U, 1+ t2* x2( }h( t1  FH  8d#H\((@)( H1 Kv0 K/ XXG. \Xm- YH, Y+ Zy* Z) Z( Z1 X[i0 \[/ [:. [`- \;, $\y+ ]l* ] X) f( fE2 fh1 gH0 gc/ g'. hgH- lg(, ga+ gY* i) i12 jT1 j40 po0/ to. o- o, hp.+ lpE* qv) q2 hq0 lq s/ s. s th- t, t `vh, \v+ `v wh1* wb) w 8yh2 4y0 8y/ z. z" (- $}, (}+ h}* l}*/)(10/ p. t  - ,  + * $  * ) $ 1 0 / n. $ l- o, P88T0p8o/8'88P88 88 ( (% *  85  (*=/8*"-H*;+X*)h*.1x* /* P  l8$ D |( x`f ت **<)*0*.*,*Q h**,T+(*,)   X) 1 0/ T!Z. Lq T- P[, TE! + *  0<) ,( 0*q! p1 l|0 p <`/ 8M. <*Z! s- N, a <+ * 4! ) (  Է<1 зo0 Է  / @.  8f- A,  0+ ,r* 0 ) ( C LL1 Hb0 L 8}/ 3. o ؽ@Y- Խ4, ؽ  r+ e* T @) ܾ( k  $>2 a1 $ @A0 \/  , . (A- , @!, Z+  4R* 0) 4; 8*2 M1 & 48-0 0)/ 4Q p8 . l- p#! , '+  P8>* Lo) P! 2 0  08/ ,. 0  l- h, l 8+ + ! L** H[) L' P1 0 !  D@/ @. D 0 0 D- ,  <+ *  * ()  1 0 / {. - T|, X! + * F * )  1 0  / g. -h, q:*1)0 ) ."01"-"0;,"k H  > 08O ( h8 8 8 8#H8#8$8#8n#P8#8+#zo14 O0 l,j/.. LO- P  /, h+ `* ) $82 '5+#   "$DTo1T5O0EXj/XH..H%T-:8/,8<m+<g@`*@ 0)082&% [1 ";0 7/ 5.M-,J5+e4L*4Z(})(b$2$& 0 +/; ,.,c'-{L,L,FD!+D9`8*` \i)\rP2PZ0/(%.%!2%."za-"z-",&,"i (@!+(+"s1#%&(#   < B& $H pd @ <$  " 1pn% \X(R" Yk ZH Z| \[H [x $\ ] ft g& gH lgH  g' j top7 o lp z*  (}@ l}xG o' : hJLf hJL,(p ' lT t $$$8!5#!#O ' d ,I  d!h$ #Hp  Kt  x2|% %|  &P )t7  ~!  p0%c  U x "#($ f  2$#p' i# qL#* lq'U((","&"$% @ O @  o Z "6(\#h"$"v j$ 1*(E!*C(!  |"T$_ 6t: P6 5 ; (0.note.gnu.property.rela___ksymtab+exynos_pcie_set_ready_cto_recovery.note.Linux.rela.exit.text.rela.init.text.hyp.text.rela.text.comment.init.plt.hyp.bss.rela.altinstructions__versions__ksymtab_strings.rela___ksymtab_gpl+exynos_pcie_set_perst_gpio.modinfo__ksymtab_gpl__kcrctab_gpl.note.GNU-stack.llvm_addrsig.text.ftrace_trampoline.rela.gnu.linkonce.this_module.rela__bug_table.note.gnu.build-id.shstrtab.strtab__ksymtab.symtab__kcrctab.hyp.rodata.rela.rodata.rela.exit.data.rela.init.data.hyp.data.rela.dataexynos_pcie_msi_set_affinity__kstrtabns_exynos_pcie_rc_set_affinity__crc_exynos_pcie_rc_set_affinity__kstrtab_exynos_pcie_rc_set_affinity__ksymtab_exynos_pcie_rc_set_affinitypci_find_ext_capabilitydw_pcie_find_capabilityexynos_pcie_rc_print_link_history__kstrtabns_exynos_pcie_set_ready_cto_recovery__crc_exynos_pcie_set_ready_cto_recovery__kstrtab_exynos_pcie_set_ready_cto_recovery__ksymtab_exynos_pcie_set_ready_cto_recoverymemcpymutex_destroyinit_timer_keyexynos_pcie_rc_probe.__keyof_property_read_variable_u32_array__const_udelayexynos_get_idle_ip_indexpower_stats_showcomplete_timeout_irqs_showlink_down_irqs_showlink_recovery_failures_showlink_up_failures_showlink_duration_showlink_width_showsbb_debug_showlink_state_showl12_enable_showl1_enable_showl11_enable_showlink_up_average_showpll_lock_average_showl1ss_force_showlink_speed_showexynos_pcie_rc_showexynos_pcie_eom2_showexynos_pcie_eom1_showexynos_pcie_rc_wr_other_conf_newexynos_pcie_rc_rd_other_conf_newexynos_pcie_rc_wr_own_conf_newexynos_pcie_rc_rd_own_conf_newgpiod_direction_output_rawexynos_pcie_get_pci_devfake_dma_dev__kstrtabns_exynos_pcie_rc_set_outbound_atu__crc_exynos_pcie_rc_set_outbound_atu__kstrtab_exynos_pcie_rc_set_outbound_atu__ksymtab_exynos_pcie_rc_set_outbound_atuexynos_pm_qos_update_request__kstrtabns_exynos_pcie_dbg_unit_test__crc_exynos_pcie_dbg_unit_test__kstrtab_exynos_pcie_dbg_unit_test__ksymtab_exynos_pcie_dbg_unit_test__kstrtabns_exynos_pcie_dbg_link_test__crc_exynos_pcie_dbg_link_test__kstrtab_exynos_pcie_dbg_link_test__ksymtab_exynos_pcie_dbg_link_testdev_attr_pcie_rc_testexynos_pcie_rc_add_portioremap_protkstrtouintkstrtoint__irq_apply_affinity_hint__kstrtabns_exynos_pcie_deregister_event__crc_exynos_pcie_deregister_event__kstrtab_exynos_pcie_deregister_event__ksymtab_exynos_pcie_deregister_event__kstrtabns_exynos_pcie_register_event__crc_exynos_pcie_register_event__kstrtab_exynos_pcie_register_event__ksymtab_exynos_pcie_register_eventexynos_pcie_eom2_show.current_cntexynos_pcie_eom1_show.current_cnt__kstrtabns_exynos_pcie_l1_exit__crc_exynos_pcie_l1_exit__kstrtab_exynos_pcie_l1_exit__ksymtab_exynos_pcie_l1_exitexynos_pcie_rc_phy_init__mutex_initdw_pcie_host_initexynos_pcie_rc_pcie_ops_init__raw_spin_lock_initexynos_pcie_rc_msi_initexynos_pcie_rc_initsysfs_emit_find_next_bit_find_first_bitmemsetktime_get_with_offsetexynos_pcie_rc_assert_phy_resetdevm_pinctrl_getof_clk_getexynos_pcie_rc_clock_get__kstrtabns_pcie_linkup_stat__crc_pcie_linkup_stat__kstrtab_pcie_linkup_stat__ksymtab_pcie_linkup_statsysfs_emit_atexynos_pcie_rc_dump_link_down_status__kstrtabns_exynos_pcie_rc_dump_all_status__crc_exynos_pcie_rc_dump_all_status__kstrtab_exynos_pcie_rc_dump_all_status__ksymtab_exynos_pcie_rc_dump_all_status__kstrtabns_exynos_pcie_rc_chk_link_status__crc_exynos_pcie_rc_chk_link_status__kstrtab_exynos_pcie_rc_chk_link_status__ksymtab_exynos_pcie_rc_chk_link_statusexynos_update_ip_idle_statuspci_rescan_buspci_find_busexynos_pcie_rc_enable_interruptsdev_attr_power_statsexynos_pcie_msi_post_processlink_stats_attrsl1ss_attrsdma_unmap_page_attrsdma_map_page_attrspcie_dma_free_attrspcie_dma_alloc_attrsdev_attr_complete_timeout_irqsdev_attr_link_down_irqsexynos_pcie_rc_root_opsexynos_pcie_rc_pm_opsdw_pcie_opsexynos_pcie_rc_child_opsexynos_pcie_rc_opspcie_dma_opsexynos_pcie_int_qos____versions__of_parse_phandle_with_argsarm64_use_ng_mappingsof_get_named_gpio_flagsdev_attr_link_recovery_failuresdev_attr_link_up_failuresnr_cpu_ids_dev_err__kstrtabns_register_separated_msi_vector__crc_register_separated_msi_vector__kstrtab_register_separated_msi_vector__ksymtab_register_separated_msi_vectorexynos_pcie_rc_driverplatform_driver_unregister__platform_driver_registerlogbuffer_register__kstrtabns_exynos_pcie_rc_print_aer_register__crc_exynos_pcie_rc_print_aer_register__kstrtab_exynos_pcie_rc_print_aer_register__ksymtab_exynos_pcie_rc_print_aer_registeritmon_notifier_chain_register__kstrtabns_exynos_pcie_rc_print_msi_register__crc_exynos_pcie_rc_print_msi_register__kstrtab_exynos_pcie_rc_print_msi_register__ksymtab_exynos_pcie_rc_print_msi_registerexynos_pcie_rc_irq_handlermsi_handlerexynos_pcie_msi4_handlerexynos_pcie_msi3_handlerexynos_pcie_msi2_handlerexynos_pcie_msi1_handlerexynos_pcie_msi0_handlerexynos_pcie_rc_itmon_notifier__kstrtabns_exynos_pcie_set_msi_ctrl_addr__crc_exynos_pcie_set_msi_ctrl_addr__kstrtab_exynos_pcie_set_msi_ctrl_addr__ksymtab_exynos_pcie_set_msi_ctrl_addrexynos_pcie_rc_set_barexynos_pcie_rc_resume_noirqexynos_pcie_rc_suspend_noirqplatform_get_irq__kcfi_typeid_handle_level_irq__kcfi_typeid_pci_msi_unmask_irq__kcfi_typeid_pci_msi_mask_irqdw_handle_msi_irqdisable_irqenable_irqdevm_request_threaded_irqlink_stats_groupl1ss_groupsysfs_create_grouppcie_is_linkupexynos_pcie_rc_link_up__kstrtabns_exynos_pcie_rc_register_dump__crc_exynos_pcie_rc_register_dump__kstrtab_exynos_pcie_rc_register_dump__ksymtab_exynos_pcie_rc_register_dumpstrcmpmsleepcpu_bit_bitmapiounmappcie_iommu_unmappcie_iommu_map__kstrtabns_exynos_pcie_set_perst_gpio__crc_exynos_pcie_set_perst_gpio__kstrtab_exynos_pcie_set_perst_gpio__ksymtab_exynos_pcie_set_perst_gpiolog_post_write_mmiolog_write_mmiolog_post_read_mmiolog_read_mmio_dev_infoirq_domain_set_infoexynos_pcie_rc_resumed_phydown_dev_warn__kstrtabns_exynos_pcie_poweron__crc_exynos_pcie_poweron__kstrtab_exynos_pcie_poweron__ksymtab_exynos_pcie_poweronexynos_pcie_rc_powerondev_attr_link_durationexynos_pcie_phy_isolationqueue_work_onqueue_delayed_work_on__kcfi_typeid_delayed_work_timer_fn__kstrtabns_exynos_pcie_rc_l1ss_ctrl__crc_exynos_pcie_rc_l1ss_ctrl__kstrtab_exynos_pcie_rc_l1ss_ctrl__ksymtab_exynos_pcie_rc_l1ss_ctrl__stack_chk_failwritelreadl_printkdma_set_coherent_maskdma_set_mask__cpu_online_maskexynos_pcie_rc_cpl_timeout_work__init_workexynos_pcie_wait_cfg_access_work__kstrtabns_exynos_pcie_rc_force_linkdown_work__crc_exynos_pcie_rc_force_linkdown_work__kstrtab_exynos_pcie_rc_force_linkdown_work__ksymtab_exynos_pcie_rc_force_linkdown_workexynos_pcie_rc_dislink_workcancel_delayed_worklogbuffer_logkmutex_unlock_raw_spin_unlock_raw_spin_lockexynos_pcie_notify_callbackdw_pcie_write_dbiexynos_pcie_rc_write_dbidw_pcie_read_dbiexynos_pcie_rc_read_dbi__kstrtabns_exynos_pcie_get_max_link_width__crc_exynos_pcie_get_max_link_width__kstrtab_exynos_pcie_get_max_link_width__ksymtab_exynos_pcie_get_max_link_widthdev_attr_link_widthexynos_pcie_rc_of_matchdev_attr_sbb_debuglogbuffer_logof_property_read_string__irq_resolve_mapping__kstrtabns_exynos_pcie_set_skip_config__crc_exynos_pcie_set_skip_config__kstrtab_exynos_pcie_set_skip_config__ksymtab_exynos_pcie_set_skip_configrmw_priv_regscnprintfexynos_pcie_rc_wr_other_confexynos_pcie_rc_rd_other_confexynos_pcie_rc_wr_own_confexynos_pcie_rc_rd_own_confsscanf__kstrtabns_exynos_pcie_poweroff__crc_exynos_pcie_poweroff__kstrtab_exynos_pcie_poweroff__ksymtab_exynos_pcie_poweroffexynos_pcie_rc_poweroffexynos_pcie_rc_remove_raw_spin_lock_irqsavegpiod_set_raw_valuegpiod_get_raw_valuealloc_workqueuedw_pcie_writeexynos_pcie_resume_complete__kstrtabns_exynos_pcie_rc_set_cpl_timeout_state__crc_exynos_pcie_rc_set_cpl_timeout_state__kstrtab_exynos_pcie_rc_set_cpl_timeout_state__ksymtab_exynos_pcie_rc_set_cpl_timeout_state__kstrtabns_exynos_pcie_rc_get_cpl_timeout_state__crc_exynos_pcie_rc_get_cpl_timeout_state__kstrtab_exynos_pcie_rc_get_cpl_timeout_state__ksymtab_exynos_pcie_rc_get_cpl_timeout_statepinctrl_select_statepinctrl_lookup_state__kstrtabns_exynos_pcie_rc_set_sudden_linkdown_state__crc_exynos_pcie_rc_set_sudden_linkdown_state__kstrtab_exynos_pcie_rc_set_sudden_linkdown_state__ksymtab_exynos_pcie_rc_set_sudden_linkdown_state__kstrtabns_exynos_pcie_rc_get_sudden_linkdown_state__crc_exynos_pcie_rc_get_sudden_linkdown_state__kstrtab_exynos_pcie_rc_get_sudden_linkdown_state__ksymtab_exynos_pcie_rc_get_sudden_linkdown_stateexynos_pcie_rc_get_pin_statedev_attr_link_statepci_save_statepci_restore_stateusleep_range_statepci_store_saved_statepci_load_saved_statesbbm_signal_updateregmap_update_bits_base_raw_spin_unlock_irqrestorecomplete_timeout_irqs_storelink_down_irqs_storelink_recovery_failures_storelink_up_failures_storelink_width_storesbb_debug_storel12_enable_storel1_enable_storel11_enable_storel1ss_force_storelink_speed_storeexynos_pcie_rc_storeexynos_pcie_eom2_storeexynos_pcie_eom1_storeclk_unprepareclk_prepareexynos_pcie_suspend_preparelockdep_init_map_typedevm_gpio_request_one__kstrtabns_exynos_pcie_pm_resume__crc_exynos_pcie_pm_resume__kstrtab_exynos_pcie_pm_resume__ksymtab_exynos_pcie_pm_resume__pm_runtime_resumeplatform_get_resource_bynamesep_irq_nameinit_module__this_modulecleanup_moduledevice_create_filesyscon_regmap_lookup_by_phandlepcie_sysmmu_disableclk_disablepcie_sysmmu_enableclk_enableexynos_pcie_rc_clock_enablepm_runtime_enabledev_attr_l12_enabledev_attr_l1_enabledev_attr_l11_enableirq_set_irq_wakeexynos_pcie_rc_set_enable_wakedev_attr_link_up_averagedev_attr_pll_lock_averagepcie_dma_unmap_pagepcie_dma_map_pagekfreeexynos_pcie_rc_get_resourcedevm_ioremap_resourceof_address_to_resourcepci_assign_resourcedev_attr_l1ss_forcepci_get_deviceexynos_pm_qos_add_request_traceexynos_pcie_rc_probepci_read_config_dword__kstrtabns_exynos_pcie_pm_suspend__crc_exynos_pcie_pm_suspend__kstrtab_exynos_pcie_pm_suspend__ksymtab_exynos_pcie_pm_suspenddebug_smp_processor_idmutex_lock_nestedis_vhook_registered__kstrtabns_exynos_pcie_is_sysmmu_enabled__crc_exynos_pcie_is_sysmmu_enabled__kstrtab_exynos_pcie_is_sysmmu_enabled__ksymtab_exynos_pcie_is_sysmmu_enabled__kstrtabns_exynos_pcie_get_max_link_speed__crc_exynos_pcie_get_max_link_speed__kstrtab_exynos_pcie_get_max_link_speed__ksymtab_exynos_pcie_get_max_link_speeddev_attr_link_speedexynos_pcie_rc_check_link_speed__kstrtabns_exynos_pcie_rc_change_link_speed__crc_exynos_pcie_rc_change_link_speed__kstrtab_exynos_pcie_rc_change_link_speed__ksymtab_exynos_pcie_rc_change_link_speedregmap_readdw_pcie_readgpio_to_descdw_pcie_setup_rcexynos_pcie_setup_rcg_pcie_rcdevm_kmalloccancel_delayed_work_syncsep_msi_vecexynos_pcie_rc_set_ioccexynos_pcie_rc_make_reg_tbirq_get_irq_datairq_domain_get_irq_data_note_9$x.199$x.99$x.189$x.89$x.179$x.79$x.169$x.69$d.259$d.159$x.59$x.249$x.149$x.49$x.239$x.139$x.39exynos_pcie_rc_probe.__key.229$x.229$x.129$d.29$x.219$x.119$d.19exynos_pcie_rc_probe.__key.209$x.209$x.109$x.9$d.9$d.198$d.98$d.188$d.88$d.178$d.78$d.168$d.68$d.258$d.158$d.58$d.248$d.148$d.48$d.238$d.138$d.38$d.228$d.128$d.28$d.218$d.118$d.18$d.208$d.108$d.8$x.197$x.97$x.187$x.87$x.177$x.77$x.167$x.67$d.257$x.157$x.57$x.247$x.147$x.47exynos_pcie_rc_probe.__key.237$x.237$x.137$x.37exynos_pcie_rc_probe.__key.227$x.227$x.127$d.27$x.217$x.117$d.17exynos_pcie_rc_probe.__key.207$x.207$x.107$x.7$d.7$d.196$d.96$d.186$d.86$d.176$d.76$d.266$d.166$d.66$d.156$d.56$d.246$d.146$d.46__UNIQUE_ID_depends336$d.236$d.136$d.36$d.226$d.126$d.26$d.216$d.116$d.16$d.206$d.106$d.6$x.195$x.95$x.185$x.85$x.175$x.75$x.165$x.65$d.255$x.155$x.55$x.245$x.145$x.45__UNIQUE_ID_scmversion335exynos_pcie_rc_probe.__key.235$x.235$x.135$x.35$d.35$x.225$x.125$d.25__UNIQUE_ID_license515$x.215$x.115$d.15exynos_pcie_rc_probe.__key.205$x.205$x.105$x.5$d.5$d.194$d.94$d.184$d.84$d.174$d.74$d.164$d.64$d.254$d.154$d.54$d.244$d.144$d.44__UNIQUE_ID_name334$d.234$d.134$d.34$d.224$d.124$d.24__UNIQUE_ID_description514$d.214$d.114$d.14$d.204$d.104$d.4$x.193$x.93$x.183$x.83$x.173$x.73$x.163$x.63$x.253$x.153$x.53$x.243$x.143$x.43__UNIQUE_ID_vermagic333exynos_pcie_rc_probe.__key.233$x.233$x.133$x.33$d.33$x.223$x.123$d.23__UNIQUE_ID_author513exynos_pcie_rc_probe.__key.213$x.213$x.113$d.13exynos_pcie_rc_probe.__key.203$x.203$x.103$d.3dev_attr_eom2$d.192$d.92$d.182$d.82$d.172$d.72$d.162$d.62$d.252$d.152$d.52$d.242$d.142$d.42$d.232$d.132$d.32$d.222$d.122$d.22__UNIQUE_ID___addressable_cleanup_module512$d.212$d.112$d.12$d.202$d.102$d.2dev_attr_eom1$x.191$x.91$x.181$x.81$x.171$x.71$d.161$x.61$x.251$x.151$x.51$x.241$x.141$x.41exynos_pcie_rc_probe.__key.231$x.231$x.131$d.31$x.221$x.121$d.21__UNIQUE_ID___addressable_init_module511exynos_pcie_rc_probe.__key.211$x.211$x.111$d.11$x.201$x.101$d.1exynos_pcie_rc_prog_viewport_cfg0$d.190$d.90$d.180$d.80$d.170$d.70$d.260$x.160$d.60$d.250$d.150$d.50$d.240$d.140$d.40$d.230$d.130$d.30$d.220$d.120$d.20_note_10$d.210$d.110$d.10$d.200$d.100@T,d@X h+h 2<(E(P Q IR s000 0}@\, 20@P6,@X=,@P?`,h30c@?x,X3S@(@,@A, @E0,@(FP,`4@xM,h4@M, p4{0M;LoaNG50f@6@a@O0,&;@!@\$h\ + P PJ.X0 PL2