ELF@@,*|3<=obӱLuꑎ0jiTO߃S}SxMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMS   X Z    + 1 ^ c        Add SysMMU Page Fault Handler. Trying mapping on 1MiB@%#09llx that is mappedPTW ACCESS FAULTexynos_iommu_map_once3AxID: %#x, AxLEN: %#x ignore-tlb-inval3unaligned: iova 0x%lx pa 0x%pap sz 0x%zx min_pagesz 0x%x Invalid TLB pinning value (set to default -> false) ../private/google-modules/soc/gs/drivers/iommu/exynos-pcie-iommu-whi.c%s: VA: 0x%llx's ref conunt is not 0 - SKIP unmap Unable to find IRQ resource PCIe_CH0Trying mapping on %#09llx mapped with 1MiB page%s : LV1 entry fault! pcie-iommu-lv2table3ent(%#llx) == faddr(%#llx)... RESERVED%s: Can't alloc LV2 table! 6Gen_pool is full!! Try dynamic alloc 3Failed to allocate lv2table gen pool Invalid QoS value %d, use default. There is NO ignore tlb inval, so set default value(0) true3SysMMU has %d TLBs, %d ports, %d sbb entries UNKNOWN FAULTqosEnable TLB Pinning. 6It doesn't support Address Base TLB pinning. 3unaligned: iova 0x%lx size 0x%zx min_pagesz 0x%x %s: Duplicated Memory Allocation : PTE will be overwritten! 3%s: Failed to create kmem cache Failed to get resource info 3---------------------------------------------------------- irq(%d) happened 3From [%s], SysMMU %s %s at %#010lx (page table @ %pa) 3------------- TLB[WAY][SET][ENTRY] ------------- exynos_iommu_map3>> No Valid SBB Entries 3Page table base of driver: %pa WARNNING : There is NO PCIe VID!!! 3PCIe SysMMU feature is disabled!!! 3Lv2 entry: %#010x 3PCIe SysMMU mapping Error! 3TLB.%d has %d way, %d set. is probed. Version %d.%d.%d use-map-onceexynos_iommu_unmap_onceexynos_iommu_unmapFault occurred while System MMU %s is not enabled! 3Lv1 entry: %#010x 3Try to IGNORE Page fault panic... PAGE FAULT3sysmmu(CP) lv2set_page: paddr: 0x%llx, size: 0x%lx, pent: 0x%x 3%s: Failed: size(%#zx)@%#llx is smaller than page size %#zx SECURITY FAULTWARNNING : There is NO HSI block!!! 6Page Table Base Address : 0x%pap Enable map once. Unrecoverable System MMU Fault!!3--- SBB(Second-Level Page Table Base Address Buffer --- %s: Don't allow address + size over is section size (0x%llx + 0x%zx) use-tlb-pinningfalsepcie-sysmmuREADpcie_iommu_initpcie-vid-num3[%s] PCIe SysMMU feature is disabled!!! L1Page Table Address : 0x%pap(phys) 3System MMU has failed to access page table Invalid map once value (set to default -> false) 3%s: Failed(%d) to map %#zx bytes @ %#llx WRITE3Page table base is not in a valid memory region ACCESS FAULTsysmmu,no-suspendhsi-block-num3pgsize err: iova 0x%lx size 0x%zx unmapped 0x%zx 3>> No Valid TLB Entries 3[%02d][%02d] VPN: %#010x, PPN: %#010x, ATTR: %#010x Unable to register handler of irq %d Probe HSI%d block, PCIe VID : %d port-namepcie_iommu_tlb_invalidate_all3[%02d] VPN: %#010x, PPN: %#010x, ATTR: %#010x samsung,pcie-sysmmu *?##_֬  qBT?#{Y` !@ 4 @ R @ RI1 ) {#_!@*?#{WO* cYɿII*6cR2ucROBWA{è#_ k7_ qT?#{WOYb !@)4 @ @R6MS D ](R D]) R R (OBWA{è#_@*?#{WO* cYɿII*6cRucROBWA{è#_֬  qBT?#Y`h)R #_@*Ԭ  q"T?#{Y`@ {#_@*?#{_WO@R** h@ 5u @NSRh@ )LӨR R 8R}@TuRh"@5h @h>@1T h 3 2h @` @Ra @*=h"@ # *h"h @"@4}@h @2.h@h4h @R 4}@h @2"h @ ROCWB_A{Ĩ#_  qT?#{ OY`@* @NS)!@)R"@)R)!)j"T @*A @*>OB @{è#_@*Ԭ  qT?#{ OY`hA@sAT.@is q!T@!RROB @{è#_@*Ҥ? qT?#{OYa!@"OA*{¨#_@*Ԭ ?#{OCA8C qT|}Rjs @ @I1 )@}tjs A8C@ TOB{A#_@*?#{og_WO  @(RI! )@J!)= SJ@S-SB *!*4 @R RTRHW @H @@s`T @* @@]S**CU4*h. S#_C^)?kTZ4_*#@9!*   _ki  T3*@}S5*h2@}S5*;*h2@}Sh5*h2@}SH4_@^@@_*(R_@^@@_*8R_@^@@_*6R_@^@@_*3R@5 @RR**VW RRXY _kT@}SH4*@@$@sS4OIWH_GgFoE{D#_ t?#{og_ W O A8C q"CT**ZdA@ @,@Ttt G@?(Rwt))!H?3T? qh>T*P*zi(A94/@=JO@5@I?DiT!`15 ?@JT 4 ?#&T!15!4w!r(RIR5R;)HR  IR ?@ytq/T^D ҂R#R(* @+ lfJ@@)  @@_z@T )@J? k)@( G@*H!Ț((@)T i@J@)? kiiT I /@I(TT@ ?S"ٚT@ qT q!T)?@ @iT4'?@?3 T@r@T]qTD(@9r!%T^D M@8i *_r'T @8 _r#T @8 _r#T A8 _r!#T MA8 _r"T A8 _ra"T A8 _r"T B8 _r!T MB8 _rA!T B8 _r T B8 _r T C8 _r! T MC8 _rT C8 _raT C8 _rT >@ RJ@+ @lfӟ#R)  @@#(T @D ҂R#R(*@+ lfJ@@)  @@(;Rt R~_ K~ 5.~_K~ 5(~_K~ 5"*]@? q(Tzh@5A*@B 5A8C_ T*OKWJ_IgHoG{F#_jLӪS>*4rHRIRZ8 *{ DDӜ@*qFT@9rT 4!iL "~ @)@J@ + #Rhkf) @m'~*K?(CA*!Bn6 !;:!Ԃ!!Bm!6 !%6 !"URuRRRRRR5R UR uRRRRR~*!6 !*C @*!ԫ+~QH}_ KH} 5*8 qT?#{ WO*Yc"@4 @NSRD ](R D])R R (POCWB @{Ĩ#_@*A%݄?#{og_WO _ qb5T ,@*[b* S?*RtytA@F@))C!)j_ A-T@C q1T(P*[h {j(A94.@h0t;@) ?DT!4!B R @R?i#T(I)ڨ kD+@F@#Ț((%T i@*Q.@j%ST*R7  @@\!ɚ _ qT?M$T @ ҂RJ@+ @lfӟ#R)  @@Rj4 ez|ӕ>@J@  JLaY * @J_ qT 4?=) T } }  }R}#RJ@)@ ) kf@@![R(<R D4)Q X(R(    RJ@lf)@#R ) !@@I(R(RzsqT @@R@#R@ez@|)Q aY @f)  ˫@7 ҉ @j )f? A @z3R`@6`@RMDR3KRG_A 5_ 5;_ 5T yi_ rTJezJ|L@JJaYV +@J_qT@yA>@tLU 47Rq@TDh45DQ 7!~_~ 5@@iL "~  )@J@+ #Rhkf) @I4@_qTyv@5AC^R~OIWH_GgFoE{D#_!!R!$R!!!@4!B{ @*!Ա~_ ~ 5?#{ O cYɿIIB4Ru@*cROB* @{è#_?#{ O cYɿIIB4Rh@1*cROB* @{è#_?#{WO@ r@T? q!T !: @@)  T@R B@  aY DZCYR *@ #R D2@J@  )@mfӿ@J  A R@ e}|)@ iLaY )OBWA{è#_dR@@`_eE??#{O@(R9OA*{¨#__eE??#{O@9OA*{¨#_?#{_WOA8C* @!h"@H4h @ RR@h @*kw >S@i @*) )@l @)}S *J@k @LQ3 VQSah @VSR)t R (@i:@ }th @? kTR @q R RI @h@!#GSA@h@@A@ ) JqYxBC>NS @) C T5 @ pӉ )@) _Ju})ij [+ @Tk@ 6k7) U)@)@)%ʚ7*@!R*`"q @@TV4A8C_ TOE RWD_C{B#_RV=~@ aYjvjv ?qAT@ez|ӊNLV~ aYLjvjv"HaT6R @) h@@A@!/?#{WO@b@v@*h @NS)!@)tRh"@)R)!)jh"Th @* a @*~S*OBWA{è#_?#{ORRRR`.RR`> @  K @mf)@@Rh#RI 4Rhb h6h:R(rt9hFROA{¨#_߈)߈J߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈$߈u߈h߈߈߈)߈J߈߈߈߈߈pcie_iommu_mappcie_sysmmu_all_buff_freepcie_sysmmu_register_fault_handlerpcie_sysmmu_enableprint_pcie_sysmmu_tlbpcie_iommu_tlb_invalidate_rangepcie_sysmmu_set_use_ioccpcie_sysmmu_disablepcie_iommu_unmappcie_iommu_tlb_invalidate_allű6?#{ WO@h*)RR*RR` `R@6@hx j@(!JfR! 4s* @OCWB{Ĩ#_!B* 4@@!c?#{ WO@RR @R* ? #T;!65**qT!*@Ee@B*5  @*J*>@:?@ qbT )4y(B v* @OCWB{Ĩ#_*!**,@ ! x)@J@@!i kf (M)! @!} )S *@*?#C{OA8C !3Ѩ*ACC_`5_@q Tb>!AC#R 7@!C#RhA 7@!hAG929A!#`4* @! 4!*` 5u!AC#R7@h!A`4* @!4!* 5u9A8C_ TOD{B@C#_!C!!!*5R!5R!!!author=Kisang Lee description=Exynos PCIe SysMMU driverlicense=GPL v2vermagic=6.1.99-android14-11-gc151586fe278-ab12919773 SMP preempt mod_unload modversions aarch64name=exynos_pcie_iommuscmversion=g4d1f0591dfb6depends=LinuxLinuxexynos_pcie_iommu~_printk+@log_write_mmio$   P6X7h6p78887767678,848l6t767888(76(76( 746D8P8T8\hl?t07 7LPX \ 5WW;77686 8(8HLl:+  +!!+   5(,0 4 <;hhIJ $I<<@<TJ<(((KL776 6$807H7P6\8l8|77QQ+00M774:P4`:ww1  S99+8 8 Z Z \\ +uu +8"<"@+HLP+`TdT` ` +U99+V< 7H hL hP 7` +t 7   +     + } } + @ @ @ 4 4!< !!!W!3l!.!/!N!\ "\"7"6("80"78"6@"8\"8"]"^  L!v L(L$)(,L0"48L#M L $L%L$&(),L<'@`DLP" ""$d("04"<@"H0L"THX"`Xd"l`p"xd|"""""""###|  # # # #  $9,098 <9DH9P8T9\\`9hl9tx9,9#( #$#(#,#0#T4#x8#<#D!@#h x$(04<@HLLTX`dlpx|L!0 004HAL0\Bd7h6x7|6CDPPEEF0GH$(,a0a4+<y@yD+|NOP;Q; ||(R08L8`!!F F ;76l l 76,104@1HL`1??X  YqqY$ ( 8ZP:T:\Spt|[JJ[YS[JJ [HLT;d=h=p;xD|D;1CC;;3@P0PX x  4  4  48 N@ H ,P  X .` 1Android (10087095, +pgo, +bolt, +lto, -mlgo, based on r487747c) clang version 17.0.2 (https://android.googlesource.com/toolchain/llvm-project d9f89f4d16663d5012e5c09495f3b30ece3d2362)36<=z|. !$@L 7 vL  L 0H0(MLE zL   v0Ly q)L$ $z `< L <3 <LGk7L$$*  ;   d  l W   @& D1 t x xf  h|k  < @.   _   | " H  "! " $R " 0 "<o "Hy "Ts " `E " l "xb "l " f " 8 "u  "U "_ " Y # + #h  #H #Y # L #  #[ $( pt (( 8$ B  ,S  8F  P( D U   h<  xM  @   O  M  0 L A  p tx(b0r P <, \@ `h# ((t4   0e        '  (  LX   P   #u  #   L P |] !p  !A  HK  9 4D 0 4h x |r $#l  (#> { ,#  0#[ 4#e 8#_  <#N 8 0@1 n !  @#N ~  ~ -R  -&8 S $  P x a  !7 H V H y  ^  3 T G ""7"ba*b#y ^% ;%  "#%  & p  #  D0O xL @  \    tl wGS>|q`Hvl#) 2!9&D t Q/} iE(kq*.note.gnu.property.note.Linux.rela.init.text.hyp.text.rela.text.comment.init.plt.hyp.bss.rela.altinstructions__versions__ksymtab_strings.modinfo__ksymtab_gpl__kcrctab_gpl.rela___ksymtab_gpl+pcie_iommu_tlb_invalidate_all.note.GNU-stack.llvm_addrsig.text.ftrace_trampoline.rela.gnu.linkonce.this_module.rela__bug_table.note.gnu.build-id.rela___ksymtab+pcie_sysmmu_set_use_iocc.shstrtab.strtab__ksymtab.symtab__kcrctab.hyp.rodata.rela.rodata.rela.init.data.hyp.data.rela.ref.dataof_find_propertyalloc_lv2entrygen_pool_destroykmem_cache_destroyof_property_read_variable_u32_arrayof_property_read_u32_indexg_last_devdump_sysmmu_tlb_port__sysmmu_enable_nocountmax_req_cntwrong_pf_cnt___ratelimitmemsetkimage_voffsetsysmmu_parse_dtexynos_iommu_unmap_once._rsexynos_iommu_map_once._rsalt_cb_patch_nopssysmmu_pm_ops____versions__get_free_pages_dev_errexynos_sysmmu_driveratomic_notifier_chain_registerlv2table_counteralloc_countergen_pool_alloc_algo_ownergen_pool_free_ownergen_pool_add_owner__kstrtabns_pcie_sysmmu_register_fault_handler__crc_pcie_sysmmu_register_fault_handler__kstrtab_pcie_sysmmu_register_fault_handler__ksymtab_pcie_sysmmu_register_fault_handlermemstart_addrgen_pool_has_addrexynos_sysmmu_irqplatform_get_irqdevm_request_threaded_irqstrcmpstrncmp__kstrtabns_pcie_iommu_unmap__crc_pcie_iommu_unmap__kstrtab_pcie_iommu_unmap__ksymtab_pcie_iommu_unmap__kstrtabns_pcie_iommu_map__crc_pcie_iommu_map__kstrtab_pcie_iommu_map__ksymtab_pcie_iommu_maplog_post_write_mmiolog_write_mmiolog_post_read_mmiolog_read_mmio_dev_infomem_sectionget_hw_versionfind_iovm_regionatomic_notifier_call_chainlv2table_pool__kstrtabns_pcie_iommu_tlb_invalidate_all__crc_pcie_iommu_tlb_invalidate_all__kstrtab_pcie_iommu_tlb_invalidate_all__ksymtab_pcie_iommu_tlb_invalidate_allgen_pool_avail__stack_chk_failwritelreadl__warn_printk_raw_spin_unlock_raw_spin_locksysmmu_of_matchof_property_read_string_raw_spin_lock_irqsavegen_pool_createkmem_cache_createexynos_sysmmu_tlb_invalidate_raw_spin_unlock_irqrestoreexynos_sysmmu_resumesysmmu_fault_nameinit_module__this_module__kstrtabns_pcie_sysmmu_disable__crc_pcie_sysmmu_disable__kstrtab_pcie_sysmmu_disable__ksymtab_pcie_sysmmu_disable__kstrtabns_pcie_sysmmu_enable__crc_pcie_sysmmu_enable__kstrtab_pcie_sysmmu_enable__ksymtab_pcie_sysmmu_enablelv2table_kmem_cachekmalloc_large__kstrtabns_pcie_iommu_tlb_invalidate_range__crc_pcie_iommu_tlb_invalidate_range__kstrtab_pcie_iommu_tlb_invalidate_range__ksymtab_pcie_iommu_tlb_invalidate_rangekfree__kstrtabns_pcie_sysmmu_all_buff_free__crc_pcie_sysmmu_all_buff_free__kstrtab_pcie_sysmmu_all_buff_free__ksymtab_pcie_sysmmu_all_buff_freekmem_cache_freeplatform_get_resourcedevm_ioremap_resourcedma_sync_single_for_deviceexynos_sysmmu_probe__platform_driver_probeexynos_sysmmu_suspendwritel_relaxedreadl_relaxeddevm_kmallocexynos_iommu_domain_allockmem_cache_allocpanic__kstrtabns_pcie_sysmmu_set_use_iocc__crc_pcie_sysmmu_set_use_iocc__kstrtab_pcie_sysmmu_set_use_iocc__ksymtab_pcie_sysmmu_set_use_iocc__kstrtabns_print_pcie_sysmmu_tlb__crc_print_pcie_sysmmu_tlb__kstrtab_print_pcie_sysmmu_tlb__ksymtab_print_pcie_sysmmu_tlbg_sysmmu_drvdata_note_9$d.99$d.89$x.79$x.69$d.159$x.59$d.149$x.49$d.139$x.39$d.129$x.29$d.119$x.19$d.109$d.9__UNIQUE_ID_license498$x.98$d.88$d.78$d.168$d.68$x.158$d.58$x.148$d.48$x.138$d.38$x.128exynos_iommu_unmap_once._rs.28$d.28$x.118exynos_iommu_map_once._rs.18$d.18$x.108$d.8__UNIQUE_ID_description497$d.97$x.87$x.77$d.167$x.67$d.157$x.57$d.147$x.47$d.137$x.37$d.127$x.27$d.117$x.17$d.107$d.7__UNIQUE_ID_author496$x.96$d.86$d.76$d.166$d.66$x.156$d.56$x.146$d.46__UNIQUE_ID_depends336$x.136$d.36$x.126$d.26$x.116$d.16$x.106$d.6__UNIQUE_ID___addressable_init_module495$d.95$x.85$x.75$d.165$x.65$d.155$x.55$d.145$x.45__UNIQUE_ID_scmversion335$d.135$x.35$d.125$x.25$d.115$x.15$d.105$d.5$x.94$d.84$d.174$d.74$d.164$d.64$x.154$d.54$x.144$d.44__UNIQUE_ID_name334$x.134$d.34$x.124$d.24$x.114$d.14$x.104$d.4$d.93$x.83$x.73$x.63$d.153$x.53$d.143$x.43__UNIQUE_ID_vermagic333$d.133$x.33$d.123$x.23$d.113$x.13$d.13$d.103$d.3$x.92$d.82$d.72$d.162$d.62$x.152$d.52$x.142$d.42$x.132$d.32$x.122$d.22$x.112$d.12$x.102$d.2$d.91$x.81$x.71$d.161$x.61$d.151$x.51$d.141$x.41$d.131$x.31$d.121$x.21$d.111$d.11$d.101$d.1$x.90$d.80$d.70$x.160$d.60$x.150$d.50$x.140$d.40$x.130exynos_iommu_unmap_once._rs.30$d.30$x.120exynos_iommu_map_once._rs.20$d.20_note_10$x.110$d.10$x.100@H0fE\D2h ?D#S@5NA5 B50@X@@@:@H[0') 2@@x )d@)a@H)@@X)%@ @( )F@)FG@`)@X ) E0xLo1XH0&@I@!@)#w@N Q[$([  + T